AU7622400A - A method for precise trap handling in case of speculative and out-of-order loads - Google Patents

A method for precise trap handling in case of speculative and out-of-order loads

Info

Publication number
AU7622400A
AU7622400A AU76224/00A AU7622400A AU7622400A AU 7622400 A AU7622400 A AU 7622400A AU 76224/00 A AU76224/00 A AU 76224/00A AU 7622400 A AU7622400 A AU 7622400A AU 7622400 A AU7622400 A AU 7622400A
Authority
AU
Australia
Prior art keywords
speculative
case
trap handling
order loads
precise trap
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU76224/00A
Other languages
English (en)
Inventor
Jeffrey Meng Wah Chan
Biyu Pan
Marc Tremblay
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of AU7622400A publication Critical patent/AU7622400A/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
    • G06F9/3856—Reordering of instructions, e.g. using queues or age tags
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
    • G06F9/3858—Result writeback, i.e. updating the architectural state or memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
AU76224/00A 1999-10-01 2000-09-29 A method for precise trap handling in case of speculative and out-of-order loads Abandoned AU7622400A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US41182499A 1999-10-01 1999-10-01
US09411824 1999-10-01
PCT/US2000/026815 WO2001025903A1 (fr) 1999-10-01 2000-09-29 Procede de routine de deroutement precise en cas de charges speculatives et defectueuses

Publications (1)

Publication Number Publication Date
AU7622400A true AU7622400A (en) 2001-05-10

Family

ID=23630480

Family Applications (1)

Application Number Title Priority Date Filing Date
AU76224/00A Abandoned AU7622400A (en) 1999-10-01 2000-09-29 A method for precise trap handling in case of speculative and out-of-order loads

Country Status (4)

Country Link
EP (1) EP1221087A1 (fr)
JP (1) JP2003511754A (fr)
AU (1) AU7622400A (fr)
WO (1) WO2001025903A1 (fr)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6542988B1 (en) 1999-10-01 2003-04-01 Sun Microsystems, Inc. Sending both a load instruction and retrieved data from a load buffer to an annex prior to forwarding the load data to register file
WO2004068361A1 (fr) * 2003-01-27 2004-08-12 Fujitsu Limited Dispositif de commande de memorisation, dispositif de commande de cache de donnees, unite centrale, procede de commande de dispositif de memorisation, procede de commande de cache de donnees et procede de commande de cache
US7634639B2 (en) * 2005-08-23 2009-12-15 Sun Microsystems, Inc. Avoiding live-lock in a processor that supports speculative execution
US9792252B2 (en) 2013-05-31 2017-10-17 Microsoft Technology Licensing, Llc Incorporating a spatial array into one or more programmable processor cores
US10409599B2 (en) 2015-06-26 2019-09-10 Microsoft Technology Licensing, Llc Decoding information about a group of instructions including a size of the group of instructions
US9720693B2 (en) 2015-06-26 2017-08-01 Microsoft Technology Licensing, Llc Bulk allocation of instruction blocks to a processor instruction window
US9946548B2 (en) 2015-06-26 2018-04-17 Microsoft Technology Licensing, Llc Age-based management of instruction blocks in a processor instruction window
US10409606B2 (en) 2015-06-26 2019-09-10 Microsoft Technology Licensing, Llc Verifying branch targets
US9952867B2 (en) 2015-06-26 2018-04-24 Microsoft Technology Licensing, Llc Mapping instruction blocks based on block size
US10169044B2 (en) 2015-06-26 2019-01-01 Microsoft Technology Licensing, Llc Processing an encoding format field to interpret header information regarding a group of instructions
US10191747B2 (en) 2015-06-26 2019-01-29 Microsoft Technology Licensing, Llc Locking operand values for groups of instructions executed atomically
US10175988B2 (en) 2015-06-26 2019-01-08 Microsoft Technology Licensing, Llc Explicit instruction scheduler state information for a processor
US10346168B2 (en) 2015-06-26 2019-07-09 Microsoft Technology Licensing, Llc Decoupled processor instruction window and operand buffer

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5903918A (en) * 1995-08-23 1999-05-11 Sun Microsystems, Inc. Program counter age bits
US5930491A (en) * 1997-06-18 1999-07-27 International Business Machines Corporation Identification of related instructions resulting from external to internal translation by use of common ID field for each group

Also Published As

Publication number Publication date
JP2003511754A (ja) 2003-03-25
EP1221087A1 (fr) 2002-07-10
WO2001025903A1 (fr) 2001-04-12

Similar Documents

Publication Publication Date Title
AU3222700A (en) Enterprise value enhancement system and method
AU2001294922A1 (en) Automated bioculture and bioculture experiments system
AU2002222489A1 (en) A system and a method for load balancing
AU4606401A (en) Electronic payroll system and method
AU2001264668A1 (en) An aid for lifting and carrying a mass/object
IL144432A0 (en) Method and system for providing connection handling
AU7728500A (en) Prepress workflow method and program
AU2864500A (en) Method and apparatus for load balancing in a distributed object architecture
AU2001281017A1 (en) Electronic employee selection systems and methods
AU6096300A (en) System and method for processing knowledge items of a knowledge warehouse
HK1048173A1 (zh) 尋找價值和減小風險的方法和系統
AU2001226648A1 (en) Transport arrangement and method of controlling a transport arrangement
AU2002232411A1 (en) A method and system for software and hardware multiplicity
AU2001292858A1 (en) Methods and materials for reducing damage from environmental electromagnetic effects
AUPQ198899A0 (en) A method of magnet design and magnet configuration
AU2001271966A1 (en) Super cross-dock logistics system and method
AU7622400A (en) A method for precise trap handling in case of speculative and out-of-order loads
AU2001296684A1 (en) System and method for a financial planning competition
AU2002367955A1 (en) Method and apparatus for facilitating speculative loads in a multiprocessor system
AU2001266608A1 (en) Electronic marketplace system and method using optimization techniques
AU2421801A (en) Shim removing tool and method
AU768020C (en) A method for detecting megsin protein and use thereof
AU6389700A (en) A condensate handling assembly and method
AU3367800A (en) A waste processing system and related methods
AU1719900A (en) Palletizing system and method for palletizing a load

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase