AU669315B2 - Arrangement for recovering a plesiochronous digital signal - Google Patents
Arrangement for recovering a plesiochronous digital signal Download PDFInfo
- Publication number
- AU669315B2 AU669315B2 AU16309/95A AU1630995A AU669315B2 AU 669315 B2 AU669315 B2 AU 669315B2 AU 16309/95 A AU16309/95 A AU 16309/95A AU 1630995 A AU1630995 A AU 1630995A AU 669315 B2 AU669315 B2 AU 669315B2
- Authority
- AU
- Australia
- Prior art keywords
- divider
- ramp generator
- arrangement according
- signal
- phase correction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
- 238000012937 correction Methods 0.000 claims description 38
- 230000015654 memory Effects 0.000 claims description 20
- 230000006870 function Effects 0.000 claims description 5
- 230000001360 synchronised effect Effects 0.000 claims description 5
- 230000001419 dependent effect Effects 0.000 claims description 4
- 230000000694 effects Effects 0.000 claims description 4
- 230000000875 corresponding effect Effects 0.000 claims 2
- 230000010363 phase shift Effects 0.000 description 9
- 238000000034 method Methods 0.000 description 7
- 238000003780 insertion Methods 0.000 description 5
- 230000037431 insertion Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 3
- 238000012546 transfer Methods 0.000 description 2
- 102100029469 WD repeat and HMG-box DNA-binding protein 1 Human genes 0.000 description 1
- 101710097421 WD repeat and HMG-box DNA-binding protein 1 Proteins 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000010606 normalization Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 239000007858 starting material Substances 0.000 description 1
- 238000003786 synthesis reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
- H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE4412060 | 1994-04-07 | ||
| DE19944412060 DE4412060C1 (de) | 1994-04-07 | 1994-04-07 | Anordnung zur Rückgewinnung eines plesiochronen Digitalsignals |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| AU1630995A AU1630995A (en) | 1995-11-16 |
| AU669315B2 true AU669315B2 (en) | 1996-05-30 |
Family
ID=6514871
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AU16309/95A Ceased AU669315B2 (en) | 1994-04-07 | 1995-04-06 | Arrangement for recovering a plesiochronous digital signal |
Country Status (4)
| Country | Link |
|---|---|
| EP (1) | EP0676873A3 (enrdf_load_stackoverflow) |
| AU (1) | AU669315B2 (enrdf_load_stackoverflow) |
| DE (1) | DE4412060C1 (enrdf_load_stackoverflow) |
| TW (1) | TW280971B (enrdf_load_stackoverflow) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5280502A (en) * | 1990-11-08 | 1994-01-18 | U.S. Philips Corporation | Circuit arrangement for removing stuff bits |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5033064A (en) * | 1988-12-09 | 1991-07-16 | Transwitch Corporation | Clock dejitter circuit for regenerating DS1 signal |
| DE3934248A1 (de) * | 1989-10-13 | 1991-04-18 | Standard Elektrik Lorenz Ag | Multiplexer und demultiplexer, insbesondere fuer nachrichtenuebertragungs-netze mit einer synchronen hierarchie der digitalsignale |
| AU642948B2 (en) * | 1990-02-16 | 1993-11-04 | Nokia Siemens Networks Gmbh & Co. Kg | Process and device for beat recovery |
| US5268935A (en) * | 1991-12-20 | 1993-12-07 | At&T Bell Laboratories | Synchronous digital signal to asynchronous digital signal desynchronizer |
-
1994
- 1994-04-07 DE DE19944412060 patent/DE4412060C1/de not_active Expired - Fee Related
-
1995
- 1995-03-28 EP EP95104589A patent/EP0676873A3/de not_active Ceased
- 1995-04-06 AU AU16309/95A patent/AU669315B2/en not_active Ceased
- 1995-04-07 TW TW84103296A patent/TW280971B/zh active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5280502A (en) * | 1990-11-08 | 1994-01-18 | U.S. Philips Corporation | Circuit arrangement for removing stuff bits |
Also Published As
| Publication number | Publication date |
|---|---|
| EP0676873A3 (de) | 1997-01-08 |
| DE4412060C1 (de) | 1995-02-23 |
| AU1630995A (en) | 1995-11-16 |
| TW280971B (enrdf_load_stackoverflow) | 1996-07-11 |
| EP0676873A2 (de) | 1995-10-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5367545A (en) | Asynchronous signal extracting circuit | |
| US5828670A (en) | Distribution of synchronization in a synchronous optical environment | |
| US5359605A (en) | Circuit arrangement for adjusting the bit rates of two signals | |
| CA2068867C (en) | Clock dejitter circuits for regenerating jittered clock signals | |
| US5699391A (en) | Digital desynchronizer | |
| US5859882A (en) | Transmission system control circuit including comparator apparatus | |
| EP0830757B1 (en) | Encoding system for distribution of synchronization | |
| GB2369940A (en) | A clock recovery circuit using PLL | |
| US5357514A (en) | Distributed bit-by-bit destuffing circuit for byte-stuffed multiframe data | |
| US4771426A (en) | Isochronous clock reconstruction | |
| EP0675613B1 (en) | Jitter reduction system in digital demultiplexers | |
| US4847875A (en) | Timing circuit including jitter compensation | |
| JPH07245603A (ja) | ジッタ抑圧制御方法およびその回路 | |
| EP0788694A1 (en) | Method and equipment for elastic buffering in a synchronous digital telecommunication system | |
| CA2076039C (en) | Process and device for beat recovery | |
| AU669315B2 (en) | Arrangement for recovering a plesiochronous digital signal | |
| EP1675291B1 (en) | Digital clock filter | |
| US4247937A (en) | Synthesis arrangements for use in digital data transmission systems | |
| RU2216110C2 (ru) | Способ и устройство для адаптации и коммутации потока данных | |
| EP0699363B1 (en) | Method and device for making a justification decision at a node of a synchronous digital telecommunication system | |
| JP2952935B2 (ja) | 非同期データ伝送システム | |
| EP0943193B1 (en) | A method and a circuit for generating a central clock signal | |
| EP0018453A1 (en) | Synthesis arrangements for use in digital data transmission systems | |
| CA2313942A1 (en) | Method for mapping tributaries in time division frames in telecommunications networks and circuit therefor | |
| KR20010010791A (ko) | 다중화 장치에 필요한 개선된 동기 제어 장치 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MK14 | Patent ceased section 143(a) (annual fees not paid) or expired |