AU598127B2 - Asyncronous edge-triggered rs flip-flop circuit - Google Patents

Asyncronous edge-triggered rs flip-flop circuit

Info

Publication number
AU598127B2
AU598127B2 AU16078/88A AU1607888A AU598127B2 AU 598127 B2 AU598127 B2 AU 598127B2 AU 16078/88 A AU16078/88 A AU 16078/88A AU 1607888 A AU1607888 A AU 1607888A AU 598127 B2 AU598127 B2 AU 598127B2
Authority
AU
Australia
Prior art keywords
asyncronous
flip
triggered
edge
flop circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
AU16078/88A
Other languages
English (en)
Other versions
AU1607888A (en
Inventor
Angelo Beltramini
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Montedison SpA
Original Assignee
Montedison SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Montedison SpA filed Critical Montedison SpA
Publication of AU1607888A publication Critical patent/AU1607888A/en
Application granted granted Critical
Publication of AU598127B2 publication Critical patent/AU598127B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Logic Circuits (AREA)
  • Pulse Circuits (AREA)
AU16078/88A 1987-05-15 1988-05-12 Asyncronous edge-triggered rs flip-flop circuit Ceased AU598127B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
IT20536/87 1987-05-15
IT20536/87A IT1204621B (it) 1987-05-15 1987-05-15 Circuito flip-flop rs asincrono con scatto comandato dalle transizioni applicate agli ingressi

Publications (2)

Publication Number Publication Date
AU1607888A AU1607888A (en) 1988-11-17
AU598127B2 true AU598127B2 (en) 1990-06-14

Family

ID=11168420

Family Applications (1)

Application Number Title Priority Date Filing Date
AU16078/88A Ceased AU598127B2 (en) 1987-05-15 1988-05-12 Asyncronous edge-triggered rs flip-flop circuit

Country Status (9)

Country Link
US (1) US4894557A (it)
EP (1) EP0291360A3 (it)
JP (1) JPS6454809A (it)
KR (1) KR880014563A (it)
AU (1) AU598127B2 (it)
BR (1) BR8802340A (it)
IL (1) IL86328A0 (it)
IT (1) IT1204621B (it)
ZA (1) ZA883368B (it)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4980577A (en) * 1987-06-18 1990-12-25 Advanced Micro Devices, Inc. Dual triggered edge-sensitive asynchrounous flip-flop
US5124568A (en) * 1991-02-14 1992-06-23 Advanced Micro Devices, Inc. Edge-triggered flip-flop
EP0685938A1 (en) * 1994-05-31 1995-12-06 STMicroelectronics S.r.l. A bistable sequential logic network which is sensible to input signals edges
US6072348A (en) * 1997-07-09 2000-06-06 Xilinx, Inc. Programmable power reduction in a clock-distribution circuit
US6061418A (en) * 1998-06-22 2000-05-09 Xilinx, Inc. Variable clock divider with selectable duty cycle
US6629223B2 (en) * 1998-10-06 2003-09-30 Texas Instruments Incorporated Method and apparatus for accessing a memory core multiple times in a single clock cycle
EP1865601A1 (en) * 2006-06-08 2007-12-12 STMicroelectronics S.r.l. Asynchronous RS flip-flop having a test mode
US7962681B2 (en) * 2008-01-09 2011-06-14 Qualcomm Incorporated System and method of conditional control of latch circuit devices
US9147620B2 (en) * 2012-03-28 2015-09-29 Teradyne, Inc. Edge triggered calibration
WO2018141359A1 (en) 2017-01-31 2018-08-09 Huawei Technologies Co., Ltd. A double data rate time interpolating quantizer with reduced kickback noise
CN114553194A (zh) * 2022-02-28 2022-05-27 电子科技大学 一种基于融合逻辑的具有多层优先级的静态rs触发器

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU1280288A (en) * 1987-03-11 1988-09-15 Montedison S.P.A. Differentiating logical circuit for asynchronous systems

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4607173A (en) * 1984-03-14 1986-08-19 At&T Bell Laboratories Dual-clock edge triggered flip-flop circuits

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU1280288A (en) * 1987-03-11 1988-09-15 Montedison S.P.A. Differentiating logical circuit for asynchronous systems

Also Published As

Publication number Publication date
EP0291360A2 (en) 1988-11-17
EP0291360A3 (en) 1989-08-30
IT1204621B (it) 1989-03-10
AU1607888A (en) 1988-11-17
KR880014563A (ko) 1988-12-24
BR8802340A (pt) 1988-12-13
US4894557A (en) 1990-01-16
ZA883368B (en) 1988-11-14
IT8720536A0 (it) 1987-05-15
JPS6454809A (en) 1989-03-02
IL86328A0 (en) 1988-11-15

Similar Documents

Publication Publication Date Title
AU5761086A (en) Clock symmetry circuit
EP0416576A3 (en) Flip-flop circuit
AU586396B2 (en) Flip-flop circuit with short propagation delay
GB8721827D0 (en) Circuit
EP0239059A3 (en) Logical circuit
AU1459788A (en) Cross-coupled checking circuit
GB8615467D0 (en) Cmos-input circuit
AU583251B2 (en) Synchronizing circuit
AU584138B2 (en) Arbitration circuit
AU598127B2 (en) Asyncronous edge-triggered rs flip-flop circuit
AU566850B2 (en) Squelch circuit
AU574591B2 (en) Master-slave latch circuit
GB2191663B (en) Interface circuit
EP0199338A3 (en) Repeater circuit
GB2212019B (en) Translator circuit
GB8706310D0 (en) Circuit
GB8711498D0 (en) Circuit
AU8192082A (en) Flip-flop circuit
GB2180725B (en) Digital communication circuit
GB8629947D0 (en) Circuit
GB8716505D0 (en) Circuit
EP0209844A3 (en) Flip-flop circuit
GB2252453B (en) Microwave receiver circuit
AU563673B2 (en) Microcompute clock circuit
GB8801585D0 (en) Circuit assembly