AU5497280A - Synchronous bus wait/retry cycle apparatus - Google Patents

Synchronous bus wait/retry cycle apparatus

Info

Publication number
AU5497280A
AU5497280A AU54972/80A AU5497280A AU5497280A AU 5497280 A AU5497280 A AU 5497280A AU 54972/80 A AU54972/80 A AU 54972/80A AU 5497280 A AU5497280 A AU 5497280A AU 5497280 A AU5497280 A AU 5497280A
Authority
AU
Australia
Prior art keywords
cycle apparatus
synchronous bus
bus wait
retry cycle
retry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU54972/80A
Inventor
John J. Bradley
Richard L. King
Robert C. Miller
Ming T. Miu
Jian-Kuo Shen
Theodore R. Staplin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Inc filed Critical Honeywell Information Systems Inc
Publication of AU5497280A publication Critical patent/AU5497280A/en
Abandoned legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
AU54972/80A 1979-01-31 1980-01-25 Synchronous bus wait/retry cycle apparatus Abandoned AU5497280A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US812279A 1979-01-31 1979-01-31
US008122 1979-01-31

Publications (1)

Publication Number Publication Date
AU5497280A true AU5497280A (en) 1980-08-07

Family

ID=21729897

Family Applications (1)

Application Number Title Priority Date Filing Date
AU54972/80A Abandoned AU5497280A (en) 1979-01-31 1980-01-25 Synchronous bus wait/retry cycle apparatus

Country Status (5)

Country Link
JP (1) JPS55103621A (en)
AU (1) AU5497280A (en)
BE (1) BE881408A (en)
CA (1) CA1141866A (en)
FR (1) FR2449928A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111782743B (en) * 2020-06-08 2024-03-22 上海飞未信息技术有限公司 Space data management method in cloud computing environment

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3688274A (en) * 1970-12-23 1972-08-29 Ibm Command retry control by peripheral devices
GB1480781A (en) * 1973-08-06 1977-07-27 Siemens Ag Data processing system

Also Published As

Publication number Publication date
JPS55103621A (en) 1980-08-08
CA1141866A (en) 1983-02-22
BE881408A (en) 1980-05-16
FR2449928A1 (en) 1980-09-19

Similar Documents

Publication Publication Date Title
GB2063110B (en) Chucking system
JPS55112668A (en) Data process unit
JPS54101233A (en) Multiple reading bus cycle operation system
JPS563514A (en) Bus device
GB2059885B (en) Bus frame
AU521681B2 (en) Inverter apparatus
JPS5645141A (en) Support unit
GB2050537B (en) Pivotal connection system for cycle derailleur
JPS5516592A (en) Synchronous time division data bus system
JPS5450807A (en) Synchronous motor
GB2052882B (en) Synchronous motors
JPS563760A (en) Structural unit
AU5497280A (en) Synchronous bus wait/retry cycle apparatus
JPS54116614A (en) Selffstarting synchronous motor
AU4355079A (en) Inverter apparatus
JPS54164203A (en) Single synchronous motor
GB2048890B (en) Process for obtaining metal-free corrinoids
JPS5619087A (en) Process display unit
GB2119000B (en) Table-like support for a window
JPS5498201A (en) Sheet for turntable
JPS55150718A (en) Bus device
GB2042287B (en) Inverter connection
JPS5551110A (en) Clamping device for panel
AU521886B2 (en) Inverter apparatus
AU534605B2 (en) Synchronous cycle steal mechanism