AU2012247023A1 - Systems and methods for providing delayed signals - Google Patents

Systems and methods for providing delayed signals Download PDF

Info

Publication number
AU2012247023A1
AU2012247023A1 AU2012247023A AU2012247023A AU2012247023A1 AU 2012247023 A1 AU2012247023 A1 AU 2012247023A1 AU 2012247023 A AU2012247023 A AU 2012247023A AU 2012247023 A AU2012247023 A AU 2012247023A AU 2012247023 A1 AU2012247023 A1 AU 2012247023A1
Authority
AU
Australia
Prior art keywords
delay
signal
series
trigger signal
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2012247023A
Inventor
William Cummings
Mark Hibbard
David Wilens
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Niitek Inc
Original Assignee
Niitek Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from AU2008256841A external-priority patent/AU2008256841A1/en
Application filed by Niitek Inc filed Critical Niitek Inc
Priority to AU2012247023A priority Critical patent/AU2012247023A1/en
Publication of AU2012247023A1 publication Critical patent/AU2012247023A1/en
Priority to AU2015201032A priority patent/AU2015201032A1/en
Priority to AU2017200483A priority patent/AU2017200483B2/en
Abandoned legal-status Critical Current

Links

Landscapes

  • Radar Systems Or Details Thereof (AREA)

Abstract

A variable delay apparatus comprising: a variable delay unit configured to receive a trigger signal and a series of control word inputs to produce a series of output signals 5 delayed from the trigger signal by a series of amounts within a delay range, the series of amounts being associated with the series of control word inputs; and a calibrating unit configured to receive the series of output signals from the variable delay unit and to receive at least one fixed output signal delayed from the trigger signal from at least one fixed delay source, said at least one fixed delay source being configured to provide io the at least one fixed output signal within the delay range for calibration purposes, said calibrating unit configured to compare said series of output signals from said variable delay unit with the at least one fixed output signal to calibrate the series of amounts and the series of control word inputs to control operation of said variable delay unit over said delay range so as to produce a series of increasing delays incremented is substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift, or so as to produce a series of decreasing delays decremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift. 38331261 (GHMatters) P82476AU.1 7/11/12 POINT 0 POINT A (-1 NSEC (-9 NSEC) POINT A POINT B (-9 NSEC) (~18 NSEC) --------------------------------- -101 103 DETECTER AYTO D Q COTROLGE 402.DQON102 DETECTER TO --- O01TCNTRO -- V ~DETECTER A T 403 CONTROL UNIT DETECTER B TO 403 r CONTROL

Description

AUSTRALIA Patents Act 1990 COMPLETE SPECIFICATION Standard Patent Applicant: NI/TEK, INC. Invention Title: Systems and methods for providing delayed signals The following statement is a full description of this invention, including the best method for performing it known to me/us: -2 SYSTEMS AND METHODS FOR PROVIDING DELAYED SIGNALS RELATED APPLICATION s The present application is a divisional application of Australian Patent Application No. 2008256841 the disclosure of which is incorporated herein by reference. Most of the disclosure of that application is included herein by reference, however, reference may be made to the specification to give further understanding of the invention claimed herein. 10 TECHNICAL FIELD The present description relates, in general, to signal delays and, more specifically, to systems and methods for providing delayed signals. 15 BACKGROUND OF THE INVENTION Equivalent time sampling is a technique to sample substantially repeating signals. In one example, a high-frequency signal is sampled at a given point during a first cycle. 20 During the next cycle, it is sampled at another point offset some amount from the first point, the offset represented in time by At. In successive cycles, At is increased so that the sampling point moves, eventually covering the entire waveform. Thus, the waveform is sampled over a time window spanning multiple signals cycles, and the samples can be processed to create a reconstructed waveform with the same shape 25 as the original waveform, though "stretched out" over time. Analysis can then be performed on the reconstructed waveform instead of using the original, high-frequency signal. One technique to perform equivalent time sampling on a wave uses two trigger signals. 30 The first trigger signal is fixed in frequency, and it triggers the transmission of the waveform. The second trigger signal is delayed from the first trigger, and it is used to cause a sampling of the waveform. The delay of the second trigger is has a At that is increased with each cycle, as described above. 35 Prior art systems for creating the two trigger signals in radar systems are based on analog circuits. For example, one system has a dual-ramp mode which has a slow ramp and a fast ramp, where the slow ramp adds delay in a finer increments than does 3833126_1 (GHMatters) P82476.AU.1 7/11/12 -3 the fast ramp. The slow ramp determines where on the fast ramp the pulse is generated. The signal is then fed to an analog comparator to generate the pulse at the desired points. 5 Such prior art systems usually have several disadvantages. For instance, such systems tend to perform differently at different operating temperatures and ages. Moreover, delay units of the same model have intrinsic fabrication variations. Tuning such systems to compensate for the temperature drift, age variation, and fabrication variation involves adjusting one or more potentiometers, which is difficult to do with io precision during operation of the device. There is currently no system available that provides delayed signals reliably and with effective and efficient tuning. BRIEF SUMMARY OF THE INVENTION is According to a first aspect, the present invention provides a variable delay apparatus comprising: a variable delay unit configured to receive a trigger signal and a series of control word inputs to produce a series of output signals delayed from the trigger signal by a series of amounts within a delay range, the series of amounts being associated 20 with the series of control word inputs; and a calibrating unit configured to receive the series of output signals from the variable delay unit and to receive at least one fixed output signal delayed from the trigger signal from at least one fixed delay source, said at least one fixed delay source being configured to provide the at least one fixed output signal within the delay range 2S for calibration purposes, said calibrating unit configured to compare said series of output signals from said variable delay unit with the at least one fixed output signal to calibrate the series of amounts and the series of control word inputs to control operation of said variable delay unit over said delay range so as to produce a series of increasing delays incremented substantially linearly with each cycle of the trigger 30 signal independently of environmentally-induced drift, or so as to produce a series of decreasing delays decremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift. According to a second aspect, the present invention provides a system comprising: 35 a programmable variable delay unit configured to add a first delay amount to a trigger signal, said first delay amount being one of a series of amounts within a delay range, the series of amounts being associated with a series of control word inputs; and 3833126_1 (GHMatters) P82476 AU.1 7/11/12 -4 a calibration unit configured to receive a first known, fixed delay corresponding to a first point in said delay range and a second known, fixed delay corresponding to a second point in said delay range, said calibration unit configured to compare said first delay amount with said first known, fixed delay and said second known, fixed delay to 5 control operation of said programmable variable delay unit over said delay range so as to produce a series of increasing delays incremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift, or so as to produce a series of decreasing delays decremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift. 10 According to a third aspect, the present invention provides a method comprising: receiving a first signal, said first signal including one of a series of first delay amounts from a variable delay unit; wherein the one of a series of first delay amounts has an increasing or is decreasing delay relative to a trigger signal within a delay range, and wherein the one of a series of first delay amounts is associated with one of a series of control word inputs; receiving a second signal, said second signal including a second delay relative to the trigger signal from a known and fixed delay source, the second delay 20 representing a point in a delay range of the variable delay unit for calibration purposes; comparing said first and second signals; and using the series of control word inputs to control said variable delay unit in response to said comparing so as to produce a series of increasing delays incremented substantially linearly with each cycle of the trigger signal independently of 25 environmentally-induced drift, or so as to produce a series of decreasing delays decremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift. According to a fourth aspect, the present invention provides a system comprising: 30 a digital variable delay unit configured to receive a trigger signal and a word input to produce a first output signal delayed from the trigger signal by a first amount within a delay range, the first amount being associated with the control word input and being one of a series of amounts within the delay range, the series of amounts being associated with a series of control word inputs; 35 a coarse delay unit configured to receive said first output signal and configured to provide a coarse delay thereto to produce a second output signal delayed from the 38331261 (GHMatters) P82476.AUA 7/11/12 -5 trigger signal by a second amount, the second amount being within the sum of the coarse delay and the delay range; a switching unit configured to receive said first output signal and said second output signal and configured to output a selected one of said first output signal and 5 said second output signal; a calibration unit configured to compare at least one of said first output signal and said second output signal against at least one known fixed delay signal and configured to maintain said first amount and said second amount within the sum of the coarse delay and the delay range so as to produce a series of increasing delays io incremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift, or so as to produce a series of decreasing delays decremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift; and a radar system using said first and second output signals and said trigger signal 15 to perform equivalent time sampling on received data. According to a fifth aspect, the present invention provides a method comprising: receiving a trigger signal and a word input in a digital variable delay unit to produce a first output signal delayed from the trigger signal by a first amount within a 20 delay range, the first amount being associated with the control word input and being one of a series of amounts within the delay range, the series of amounts being associated with a series of control word inputs; receiving the first output signal of said variable delay unit by a coarse delay unit configured to add a second delay thereto to produce a second output signal delayed 25 from the trigger signal by a second amount; calibrating the variable delay unit based on a comparison between at least one of said first output signal and said second output signal and at least one known fixed delayed signal to maintaining said first amount and said second amount within the sum of the second delay and the delay range so as to produce a series of increasing delays 30 incremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift, or so as to produce a series of decreasing delays decremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift; selectively outputting one of said first output signal and said second output 35 signal to produce a third output signal, said third output signal having a delay range from a reference zero to a delay equal to the delay range plus said second delay; and 3833126_1 (GHMalters) P82476.AU 1 7/11/12 -6 applying said third signal and said trigger signal in a radar system to perform equivalent time sampling on a received waveform. The foregoing has outlined rather broadly the features and technical advantages of the s present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures io for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims. The novel features which are believed to be characteristic of the invention, both as to its organization and method of operation, together with further objects and advantages will 15 be better understood from the following description when considered in connection with the accompanying figures. It is to be expressly understood, however, that each of the figures is provided for the purpose of illustration and description only and is not intended as a definition of the limits of the present invention. 20 BRIEF DESCRIPTION OF THE DRAWINGS For a more complete understanding of the present invention, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which: 25 FIGURE 1 is an illustration of an exemplary system adapted according to one embodiment of the invention; FIGURE 2 is an exemplary delay diagram for the system of FIGURE 1; 30 FIGURE 3 is an exemplary delay diagram for the system of FIGURE 1, showing example calibration points; FIGURE 4 is an illustration of an exemplary system adapted according to one 35 embodiment of the invention for providing a delayed signal and calibrating the delay mechanism; 3833126_1 (GHMatters) P82476.AU.1 7/11/12 -7 FIGURE 5 is a signal timing diagram for the operation of the system of FIGURE 4; FIGURE 6 is an illustration of an exemplary system adapted according to one embodiment of the invention; 5 FIGURE 7 is an illustration of an exemplary method for calibrating a signal, adapted according to one embodiment of the invention; and FIGURE 8 is an illustration of an exemplary method for providing a delayed signal to a 10 radar system, such as in the system of FIGURE 6. DETAILED DESCRIPTION OF THE INVENTION The present invention is directed to systems and methods for calibrating delayed is signals and further to systems and methods for providing digitally controlled triggers in radar systems. In one example embodiment, a technique compares a delayed signal from a programmable delay line to a known, fixed delay. The known, fixed delay may be 20 independent of various phenomena that cause operational variance in the programmable delay line so that it is a dependable calibration delay. The delayed signal is adjusted so that its delay eventually equals or closely approximates the known delay. Moreover, multiple delay points in the signal may be calibrated in this way with the use of multiple known delays. 25 In some embodiments, systems and methods use a digitally programmable delay line to achieve strobe modulation for equivalent time sampling for radar acquisition. Calibration techniques, such as the one described above, may be used to calibrate the delay from the digitally programmable delay line. 30 FIGURE 1 is an illustration of exemplary system 100 adapted according to one embodiment of the invention. System 100 includes variable delay unit 101. Variable delay unit can be any of a variety of delay units now known or later developed that apply a variable delay to a signal. Examples include a digitally controllable, 35 programmable delay line model SY89296, available from Micrel, Inc. Variable delay unit 101 provides delay in a series of discrete steps, as explained in more detail below with regard to FIGURE 2. 38331261 (GHMatters) P82476.AUA1 7111112 -8 System 100 also includes second delay 102. Second delay 102 may be any of a variety of delay components now known or later developed, including but not limited to signal traces and coaxial cable. Coaxial cable is a desirable material in many 5 embodiments due to its relatively precise and constant delay characteristics, even at a variety of operating temperatures. In system 100, the signal that is input to second delay 102 includes the delay provided by variable delay unit 101. In effect, variable delay unit 101 and second delay 102 are arranged in system 100 as fine step and coarse step delays, respectively. 10 System 100 also includes output unit 103 that selectively outputs one of its two input signals. Output unit 103 can include any kind of switch, such as a digital multiplexor. In one example, smaller delays are produced by outputting the signal from variable delay unit 101, whereas larger delays are produced by outputting the signal from second is delay 102. The smallest delay can be produced by outputting the signal from variable delay 101 when it is at or near its defined minimum delay. Variable delay unit 101 can be controlled to produce an increasing delay with each cycle of the trigger signal. After variable delay unit 103 reaches its defined maximum, output unit 103 switches its output to the signal from second delay 102, and variable delay 101 decreases its delay 20 at or near its minimum (e.g., a defined zero). Variable delay 101 then continues to increase its delay with each successive cycle. While not shown, it should be noted that system 100 can be controlled by any of a variety of control units. For example, digital control can be provided by a general use 25 processor (as in a personal computer), an Application Specific Integrated Circuit (ASIC), a specialized digital control chip, a Field Programmable Gate Array (FPGA), and/or the like. FIGURE 2 is an exemplary delay diagram for system 100 (FIGURE 1). In one example, 30 fixed delay 102 provides 10 nsec of delay, and variable delay 101 provides up to 10 nsec of delay in linearly-increasing discrete steps. This allows for a total adjustment range of 20 nsec, as shown. Range 200 shows discrete steps attributable to variable delay 101, when output unit 103 outputs the signal from variable delay 101. Range 201 shows the delay that is possible when output unit 103 outputs the signal from fixed 35 delay 102, wherein the first 10 nsecs are attributable to fixed delay 102, and the additional delay steps are provided by variable delay 102 with each successive cycle. 38331261 (GHMatters) P82476.AU.1 7/11/12 -9 Using this scenario, the delay "ramp" increases monotonically over the entire 20 nsec range. FIGURE 3 is an exemplary delay diagram for system 100 (FIGURE 1), showing s example calibration points. A characteristic of some variable delay units (such as unit 101 of FIGURE 1) is that performance is often dependent on temperature, age, and/or fabrication variation. For example, the silicon-based Micrel SY89296 experiences drift as the operating temperatures increase. Therefore, the delay provided at one point may be a few nanoseconds off from the corresponding delay step in the same system 10 5 minutes later. By contrast, wire-based fixed delays are relatively constant over most normal operating temperatures and ages as long as length is constant, though not all fixed delays are necessarily constant. Accordingly, many embodiments may benefit from one or more calibration techniques to compensate for drift and/or variation of delay components. 15 One example technique to compensate for drift and/or variation calibrates the delay to three known fixed delays (at points 0, A, & B in FIGURE 3) provided by three known and real delays, for example, from three separate calibration coaxial cables. The calibration points in FIGURE 3 generally correspond to near the beginning of the delay 20 range (Point 0), near the middle of the delay range (Point A), and near the end of the delay range (Point B). In an embodiment wherein the calibration delay is provided by coaxial cables, the respective length of each of the cables corresponds to one of the delay points. 25 For instance, a first coaxial cable corresponding to Point 0 is cut so that a variable delay (e.g., 101 of FIGURE 1) can be calibrated to match the delay at Point 0 when it is near the beginning of its delay range when a fixed delay (e.g., 102 of FIGURE 1) is not switched in. This delay is chosen to be the defined zero point (e.g., the beginning of a radar observation window) in order to provide room for later adjustment, if needed. 30 (The same can be said for Point B, which is near but not at the high end of the range.) Continuing with this example, a second compensation coaxial cable corresponding to Point A is cut so that the variable delay can be calibrated to match the delay when adjusted to near the end of its delay range when the fixed delay line is not switched in. 35 As described above with regard to FIGURE 2, various embodiments switch the output when the variable delay source reaches or nears its defined maximum, for example, by 38331261 (GHMatters) P82476.AU.1 7/11/12 -10 switching to an output that comes from a fixed delay source. In order to improve continuity at this switching point, some embodiments calibrate for Point A both with and without the fixed delay source switched in. 5 A third calibration coaxial cable corresponding to point B is cut so that the variable delay can be calibrated to match the output when adjusted to near the its defined maximum when the fixed delay line is switched in. This point can be defined as the end of an observation window. 10 FIGURE 4 is an illustration of exemplary system 400 adapted according to one embodiment of the invention for providing a delayed signal and calibrating the delay mechanism. System 400 includes system 100 with associated components for calibrating the delay provided to the signal. Calibration delay 401 corresponds to Point 0 of FIGURE 3, calibration delay 402 corresponds to Point A, and calibration delay 403 is corresponds to Point B. Each calibration delay 401-403, feeds into an associated phase detector 411-413. Output from phase detectors 411-413 goes to a control unit. In this example, phase detectors 411-413 are rising-edge flip-flops, though other embodiments may use different techniques, such as employing falling-edge flip-flops. The control unit (not shown) in this embodiment is the same control unit that controls 20 system 101. In system 400, calibration is performed as follows. First, output unit 103 selects the signal from variable delay 101, which is at or near its minimum. With each successive cycle, the delay is stepped up until phase detector 411 returns a zero. The zero 25 indicates that the delay in the output signal and the delay from component 401 are the same. Similarly, a zero at phase detector 412 indicates that the delay in the signal is the same as that from component 402, and a zero at phase detector 413 indicates that the delay in the signal is the same as that from component 403. After the calibration tests are performed, the control unit knows which control word inputs are associated 30 with Points 0, A, and B and controls system 100 accordingly. FIGURE 5 is a signal timing diagram for the operation of system 400. FIGURE 5 shows one repetition of the trigger signal. The outputs of phase comparators 411-413 are read by the control unit after Point B plus a small amount of propagation delay (for a 35 more accurate reading) and before the next repetition. In some embodiments, this period represents the valid phase detector window. 38331261 (GHMatters) P82476 AU-1 7/11(12 - 11 In order to find the proper calibration settings of the trigger delay mechanism, the following procedure is used by system 400: 1. Set the control word to the minimum delay setting with fixed delay 102 (FIGURE 4) switched out or not inserted. The output from phase detector 411 will be high during 5 the valid phase detector window because the rising edge of the output of system 100 appears at an input to phase comparator 411 before the output from calibration unit 401 (clock input to the flip-flop). 2. Increment the control delay word once per signal cycle until the output read from phase detector 411 is low. At this control delay word value (called "delay zero"), the io delay in system 100 matches the delay in calibration unit 401. 3. Repeat steps 1 and 2 for phase detector 412 also with fixed delay 102 switched out. The resulting control delay word can be called "delay A." 4. Repeat steps 1 and 2 for phase detector 412 with fixed delay 102 switched in. The resulting control delay word can be called "delay A prime." 5. Repeat steps 1 and 2 for 15 phase detector 413 with fixed delay 102 switched in. The resulting control delay word can be called "delay B." The control unit then uses these delay word values to increment the delay substantially linearly (i.e., at least 95% linear) and monotonically from the beginning to the end of 20 the end of the observation window. The control delay word is incremented linearly from delay 0 to delay A without fixed delay 102 (delay window 1) and then from delay A prime to delay B with fixed delay 102 (delay window 2). Since the effective delay of the values "delay A" and "delay A prime" are equal, the control unit can calibrate before and after switching in fixed delay 102 while eliminating much non-linearity and 25 discontinuity. Systems such as system 100 (FIGURE 1) and system 200 (FIGURE 2) can be used in a variety of applications. For instance, the ramping delay provided by various embodiments can be adapted for use in systems that perform equivalent time 30 sampling. Thus, in one embodiment, a radar system can use the trigger signal (input to system 100) as a transmit trigger and use the delayed trigger (output from system 100) as a receive trigger. The linearly increasing delay in the receive trigger can be used to capture successive portions of the returned signal waveform. The observation window discussed above can be used as the radar observation window. 35 A radar system adapted according to one embodiment of the invention is shown in FIGURE 6, which is a simple schematic. System 600 includes trigger mechanism 601, 38331261 (GHMatters) P82476.AU.1 7/11/12 - 12 Radio Frequency (RF) module 602, antenna 603, and signal processing unit 604. Trigger mechanism 601 in this example provides triggers 611 and 612, with trigger 612 being a delayed version of trigger 611. Trigger mechanism 601 can be implemented in a variety of ways, including as system 100 (FIGURE 1) or as system 400 (FIGURE 4) 5 with associated control mechanisms. RF module 602 receives triggers 611 and 612 and performs the transmitting and receiving operations via antenna 603. While one antenna is shown, it should be noted that any number of antennas may be used and that separate antenna arrangements for transmitting and receiving may be employed by some embodiments. Returned signals are analyzed by processing unit 604 to io provide output to a user or to another application. For example, processing unit 604 may analyze the signal using equivalent time sampling facilitated by the delayed trigger arrangement. A reconstructed waveform can then be used to provide data to a user or application. 15 In addition to finding utility in radar applications, various embodiments of the invention can be used in numerous applications. Any application that uses delayed signals to capture waveforms can potentially benefit, including signal analyzers in physics laboratories, microchip testers, and the like. 20 FIGURE 7 is an illustration of exemplary method 700 for calibrating a signal, adapted according to one embodiment of the invention. Method 700 may be performed, for example, by a calibration system, such as system 400 (FIGURE 4) with an associated control unit. In one example, the control unit executes machine readable code in the form of software and/or firmware to perform the operations. 25 In step 701, a first signal is received, the first signal including a delay from a variable delay unit. In one example, the variable delay unit is a semiconductor-based delay line that experiences drift with operating temperature. However, method 700 can be adapted for use with any kind of variable delay unit, regardless of the type of drift that it 30 experiences. In step 702, a second signal is received, the second signal including a delay from a known and fixed delay source. For example, the delay produced by cut coaxial cables can serve as a known and fixed delay. Further, the second delay is real, as it is 35 actually applied to the second signal. In this example, the second delay is independent of the factors causing drift in the variable delay unit. For example, if the variable delay unit is a semiconductor device that drifts with temperature, the second delay may be 38331261 (GHMatters) P82476.AU.1 7/11/12 -13 provided by a component that is substantially temperature-independent, such as a wire-based component. In step 703, the first and second signals are compared. The comparing can be 5 performed, for example, by any of phase comparators 411-413 (FIGURE 4). Further, the comparing may be performed over multiple cycles of the first signal with increasing or decreasing delay from the variable delay unit. Such comparing is described above with regard to FIGURE 4. Step 703 may also include saving a parameter (such as an associated data control word) indicating when the delays of the first and second io signals match. In step 704, the variable delay unit is controlled to output the first delay substantially the same as the second delay in response to the comparing. For example, the first delay is calibrated so that it matches the known delay, at least at one delay point. 15 In step 705, the first signal with the controlled first delay is provided to a triggered system along with another signal without the first delay. For example, the two signals can be provided to a radar system with the delayed signal used as a receive trigger and the other signal used as a transmit trigger to perform equivalent time sampling. 20 (Although it should be noted that it is possible to use a delayed trigger as a transmit signal and another non-delayed signal as a receive signal.) Method 700 is shown as a series of discrete steps; however, various embodiments may add, omit, rearrange, or modify some steps. For example, steps 701-704 can be 25 repeated for a plurality of calibration delays. For example FIGURE 4 illustrates an embodiment with three calibration delays, and various embodiments are scalable for any number of calibration delays. Moreover, calibration can be performed at any of a variety of times during the operation of the system. It can be performed after a specified number of signal cycles, after a specified amount of time has passed, after an 30 operating temperature change, and/or the like. Further, various embodiments are scalable for any number of delayed triggers, and each trigger can be calibrated for a number of delay points. FIGURE 8 is an illustration of exemplary method 800 for providing a delayed signal to 35 a radar system, such as in system 600 (FIGURE 6). Method 800 may be performed, for example, in a radar system, such as system 600. In one example, a control unit in 3833126_1 (GHMatters) P82476.AU.1 7/11/12 -14 radar system 600 executes machine readable code in the form of software and/or firmware to perform the operations. In step 801, a trigger signal is received in a variable delay unit that applies a variable s delay thereto to produce a first output signal. For example, the delay can be increased or decreased with successive cycles of the trigger signal so that the variable delay unit adds a changing delay to the trigger signal. An example of a variable delay is delay 101 of FIGURE 1. io In step 802, the output of the variable delay unit is received by a coarse delay unit that adds a coarse delay thereto to produce a second output signal. Thus, the second output signal adds another delay to the first output signal. In some embodiments, the coarse delay may be a fixed delay, such as a coaxial cable, though other embodiments are not necessarily limited thereto. 15 In step 803, one of the first and second output signals are selectively output to produce a third output, the third output having a delay range from a reference zero to a delay equal to a defined maximum variable delay plus the fixed delay. A diagram of an example delay is shown in FIGURE 2, with the variable delay acting as a fine delay in 20 addition to the coarse delay. The selective outputting can be performed, for example, by a multiplexor, as shown in FIGURE 1. In some embodiments, control input is used to select the output of the switching device so that the output is substantially linear over the entire delay range. 25 In step 804, the third signal and the trigger signal are applied in a radar system to perform equivalent time sampling on a received waveform. For example, the trigger signal can be used as a transmit trigger, and the third signal can be used as a ramping-delay receive trigger to successively sample different parts of a waveform with each cycle of the trigger. 30 Method 800 is shown as a series of discrete steps; however, various embodiments may add, omit, rearrange, or modify some steps. For example, steps 801-803 can be repeated over many cycles to produce two repeating triggers of a given frequency, with one trigger being increasingly delayed. Further, various embodiments are scalable for 35 any number of delayed triggers. 3833126_1 (GHMatters) P82476.AU.1 7/11/12 -15 Embodiments of the present invention may provide one or more advantages over prior art systems. For example, it is generally easier to control systems 100 (FIGURE 1) and 400 (FIGURE 4) than to control prior art analog signal-summing circuits that relied upon potentiometers for tuning. Thus, some embodiments may be more efficient to s operate when compared to prior art systems. Further, various embodiments of the invention are relatively independent of prior cycles. In prior art systems, such as systems that use analog signal summing circuits, the exact timing and the exact delay of the delay network is somewhat dependent on io the length of time since the prior transmit to receive trigger pulse, mostly due to residual energy in associated capacitors and inductors. By contrast, many embodiments of the present invention eliminate much of the capacitance and inductance that causes prior event dependency in prior art systems. is Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, 20 composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed that perform substantially the same function or achieve substantially the same result as the corresponding 25 embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. In the claims which follow and in the preceding description of the invention, except 30 where the context requires otherwise due to express language or necessary implication, the word "comprise" or variations such as "comprises" or "comprising" is used in an inclusive sense, i.e. to specify the presence of the stated features but not to preclude the presence or addition of further features in various embodiments of the invention. 35 38331261 (GHMatters) P82476.AU.1 7/11/12

Claims (29)

1. A variable delay apparatus comprising: a variable delay unit configured to receive a trigger signal and a series of 5 control word inputs to produce a series of output signals delayed from the trigger signal by a series of amounts within a delay range, the series of amounts being associated with the series of control word inputs; and a calibrating unit configured to receive the series of output signals from the variable delay unit and to receive at least one fixed output signal delayed from the 10 trigger signal from at least one fixed delay source, said at least one fixed delay source being configured to provide the at least one fixed output signal within the delay range for calibration purposes, said calibrating unit configured to compare said series of output signals from said variable delay unit with the at least one fixed output signal to calibrate the series of amounts and the series of control word inputs to control 15 operation of said variable delay unit over said delay range so as to produce a series of increasing delays incremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift, or so as to produce a series of decreasing delays decremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift. 20
2. The variable delay apparatus of claim 1 wherein said operation is within a temperature range causing temperature-dependent drift in said variable delay unit.
3. The variable delay apparatus of claim 2 wherein said calibrating unit is in 25 communication with a trigger output that outputs a first trigger signal with a variable delay over said delay range and a second trigger signal with a different delay characteristic.
4. The variable delay apparatus of claim 3 further comprising: 30 a radar system in communication with said trigger output that outputs a trigger signal, the radar system also in communication with said variable delay unit outputting the series of output signals, the radar system configured to use said trigger signal and the series of output signals to perform equivalent time sampling on received radar information. 35
5. The variable delay apparatus of claim 1 wherein said at least one fixed delay source comprises coaxial cable of a length to produce a respective, known delay. 3833126_1 (GHMatters) P82476.AU.1 7/11/12 - 17
6. The variable delay apparatus of claim 1 wherein said calibrating unit is in communication with a trigger output that outputs a first trigger signal with a variable delay over said delay range and a second trigger signal with a different delay 5 characteristic.
7. The variable delay apparatus of claim 6 further comprising: a radar system in communication with a trigger output that outputs a trigger signal, the radar system also in communication with said variable delay unit outputting io the series of output signals, the radar system configured to use said trigger signal and the series of output signals to perform equivalent time sampling on received radar information.
8. The variable delay apparatus of claim 1, wherein: is said variable delay unit includes a programmable variable delay line providing a variable delay to the trigger signal; said apparatus further comprising: a coarse delay unit in communication with said variable delay to the trigger signal, said coarse delay unit configured to provide a second delay to said variable 20 delay to the trigger signal; and calibration logic for comparing the delay from said at least one fixed delay source with said variable delay to the trigger signal and with a signal from said coarse delay unit and for providing at least one control word input to control said programmable variable delay line in response to said comparing. 25
9. The variable delay apparatus of claim 8 wherein said calibration logic is further for controlling said programmable variable delay line to delay said variable delay to the trigger signal so that it is equal to said delay from said at least one fixed delay source. 30
10. The variable delay apparatus of claim 8 further comprising: a switching component configured to selectively output a signal selected from the list consisting of: said variable delay to the trigger signal; and a signal from said coarse delay unit. 35
11. The variable delay apparatus of claim 10, further comprising: 3833126_1 (GHMatters) P82476.AU.1 7/11/12 -18 a plurality of fixed delays and wherein said calibration logic is further for comparing the output of said switching component to said plurality of fixed delays, each at a different point in the delay range. 5
12. The variable delay apparatus of claim 8 further comprising a switching unit configured to selectively provide an output trigger signal to a radar unit, said signal selected from the list consisting of: said variable delay to the trigger signal, and a signal from said coarse delay unit. 10
13. The variable delay apparatus of claim 12 wherein said switching unit provides said output trigger signal as a linearly increasingly delayed signal over the delay range, said increasing delay provided at least in part by said programmable variable delay line. 15
14. The variable delay apparatus of claim 13 wherein said radar unit is configured to receive said output trigger signal and said trigger signal and is configured to employ said output trigger signal and said trigger signal to perform equivalent time sampling of received radio frequency information. 20
15. A system comprising: a programmable variable delay unit configured to add a first delay amount to a trigger signal, said first delay amount being one of a series of amounts within a delay range, the series of amounts being associated with a series of control word inputs; and 25 a calibration unit configured to receive a first known, fixed delay corresponding to a first point in said delay range and a second known, fixed delay corresponding to a second point in said delay range, said calibration unit configured to compare said first delay amount with said first known, fixed delay and said second known, fixed delay to control operation of said programmable variable delay unit over said delay range so as 30 to produce a series of increasing delays incremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift, or so as to produce a series of decreasing delays decremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift. 35
16. The system of claim 15 further comprising: a second delay unit configured to add a second delay amount to said first delay amount; and 3833126_1 (GHMatters) P82476.AU.1 7/11/12 - 19 a switching unit configured to selectively output an output trigger selected from the list consisting of: a first signal associated with said first delay amount; and a second signal associated with said second delay amount. 5
17. The system of claim 16 wherein said second delay amount is a fixed delay amount.
18. The system of claim 16 further comprising: io a radar component configured to use said output trigger to perform equivalent time sampling on received radar information.
19. A method comprising: receiving a first signal, said first signal including one of a series of first delay i5 amounts from a variable delay unit; wherein the one of a series of first delay amounts has an increasing or decreasing delay relative to a trigger signal within a delay range, and wherein the one of a series of first delay amounts is associated with one of a series of control word inputs; 20 receiving a second signal, said second signal including a second delay relative to the trigger signal from a known and fixed delay source, the second delay representing a point in a delay range of the variable delay unit for calibration purposes; comparing said first and second signals; and using the series of control word inputs to control said variable delay unit in 25 response to said comparing so as to produce a series of increasing delays incremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift, or so as to produce a series of decreasing delays decremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift. 30
20. The method of claim 19 further comprising: receiving a third signal, said third signal including a delay from another known and fixed delay source; comparing said first and third signals; and 35 controlling said variable delay unit to output said first delay substantially the same as said third delay in response to said comparing, said second and third delays representing at least two points in the delay range of said variable delay unit. 3833126_1 (GHMatters) P82476.AU.1 7111112 - 20
21. The method of claim 19 further comprising: receiving a third signal, said third signal including a delay from another known and fixed delay source; s comparing said first and third signals; and controlling said variable delay unit to output said first delay substantially the same as said third delay in response to said comparing, said second delay representing a point in the delay range of said variable delay unit, and said third delay representing the same point in said delay range of said variable delay unit wherein said 10 a coarse delay source adds another delay to said first signal.
22. The method of claim 19 wherein said second and third delays are provided by respective wire delay components. 15
23. The method of claim 19 wherein operation of said variable delay unit drifts with temperature, and wherein said controlling maintains a delay of said first signal within a defined delay range over a temperature range causing drift in said variable delay unit.
24. A system comprising: 20 a digital variable delay unit configured to receive a trigger signal and a word input to produce a first output signal delayed from the trigger signal by a first amount within a delay range, the first amount being associated with the control word input and being one of a series of amounts within the delay range, the series of amounts being associated with a series of control word inputs; 25 a coarse delay unit configured to receive said first output signal and configured to provide a coarse delay thereto to produce a second output signal delayed from the trigger signal by a second amount, the second amount being within the sum of the coarse delay and the delay range; a switching unit configured to receive said first output signal and said second 30 output signal and configured to output a selected one of said first output signal and said second output signal; a calibration unit configured to compare at least one of said first output signal and said second output signal against at least one known fixed delay signal and configured to maintain said first amount and said second amount within the sum of the 35 coarse delay and the delay range so as to produce a series of increasing delays incremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift, or so as to produce a series of decreasing delays 38331261 (GHMatters) P82476.AU.1 7/11/12 -21 decremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift; and a radar system using said first and second output signals and said trigger signal to perform equivalent time sampling on received data. 5
25. The system of claim 24 wherein said first delay is variable over a plurality of discrete delay steps, and the output of said switching unit has a substantially linearly increasing delay with each cycle of said trigger signal independently of environmentally-induced drift. 10
26. A method comprising: receiving a trigger signal and a word input in a digital variable delay unit to produce a first output signal delayed from the trigger signal by a first amount within a delay range, the first amount being associated with the control word input and being is one of a series of amounts within the delay range, the series of amounts being associated with a series of control word inputs; receiving the first output signal of said variable delay unit by a coarse delay unit configured to add a second delay thereto to produce a second output signal delayed from the trigger signal by a second amount; 20 calibrating the variable delay unit based on a comparison between at least one of said first output signal and said second output signal and at least one known fixed delayed signal to maintaining said first amount and said second amount within the sum of the second delay and the delay range so as to produce a series of increasing delays incremented substantially linearly with each cycle of the trigger signal independently of 25 environmentally-induced drift, or so as to produce a series of decreasing delays decremented substantially linearly with each cycle of the trigger signal independently of environmentally-induced drift; selectively outputting one of said first output signal and said second output signal to produce a third output signal, said third output signal having a delay range 30 from a reference zero to a delay equal to the delay range plus said second delay; and applying said third signal and said trigger signal in a radar system to perform equivalent time sampling on a received waveform.
27. The method of claim 26 wherein said digital variable delay unit is a digital 35 programmable delay unit operable to apply discrete delays between said reference zero and said delay range plus said second delay, said applying a variable delay comprising: 38331261 (GHMatters) P82476.AU.1 7/11112 - 22 applying increasing discrete delay steps with each cycle of said trigger signal.
28. The method of claim 27 wherein said discrete delay steps are increased linearly independently of environmentally-induced drift. 5
29. The method of claim 27, wherein said selectively outputting comprises: in one period, selectively outputting said first output signal with a delay amount equal to said delay range plus said second delay; and io in a next period, selectively outputting said second output signal with said variable delay less than said delay range plus said second delay. 38331261 (GHMatters) P82476.AU.1 7/11/12
AU2012247023A 2007-05-25 2012-11-07 Systems and methods for providing delayed signals Abandoned AU2012247023A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
AU2012247023A AU2012247023A1 (en) 2007-05-25 2012-11-07 Systems and methods for providing delayed signals
AU2015201032A AU2015201032A1 (en) 2007-05-25 2015-02-27 Systems and methods for providing delayed signals
AU2017200483A AU2017200483B2 (en) 2007-05-25 2017-01-24 Systems and methods for providing delayed signals

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/754,127 2007-05-25
AU2008256841A AU2008256841A1 (en) 2007-05-25 2008-05-22 Systems and methods for providing delayed signals
AU2012247023A AU2012247023A1 (en) 2007-05-25 2012-11-07 Systems and methods for providing delayed signals

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
AU2008256841A Division AU2008256841A1 (en) 2007-05-25 2008-05-22 Systems and methods for providing delayed signals

Related Child Applications (1)

Application Number Title Priority Date Filing Date
AU2015201032A Division AU2015201032A1 (en) 2007-05-25 2015-02-27 Systems and methods for providing delayed signals

Publications (1)

Publication Number Publication Date
AU2012247023A1 true AU2012247023A1 (en) 2012-11-29

Family

ID=47226515

Family Applications (3)

Application Number Title Priority Date Filing Date
AU2012247023A Abandoned AU2012247023A1 (en) 2007-05-25 2012-11-07 Systems and methods for providing delayed signals
AU2015201032A Abandoned AU2015201032A1 (en) 2007-05-25 2015-02-27 Systems and methods for providing delayed signals
AU2017200483A Active AU2017200483B2 (en) 2007-05-25 2017-01-24 Systems and methods for providing delayed signals

Family Applications After (2)

Application Number Title Priority Date Filing Date
AU2015201032A Abandoned AU2015201032A1 (en) 2007-05-25 2015-02-27 Systems and methods for providing delayed signals
AU2017200483A Active AU2017200483B2 (en) 2007-05-25 2017-01-24 Systems and methods for providing delayed signals

Country Status (1)

Country Link
AU (3) AU2012247023A1 (en)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2004100372A1 (en) * 1995-01-24 2004-11-18 Seiji Hideno Circuit and method for generating timing
US6150863A (en) * 1998-04-01 2000-11-21 Xilinx, Inc. User-controlled delay circuit for a programmable logic device
US6055287A (en) * 1998-05-26 2000-04-25 Mcewan; Thomas E. Phase-comparator-less delay locked loop
US7131021B2 (en) * 2002-12-10 2006-10-31 Faraday Technology Corp. Apparatus for delay calibration of a forward clock using three feedback clocks and a state transition table
JP4416580B2 (en) * 2004-06-28 2010-02-17 株式会社リコー Delay control device

Also Published As

Publication number Publication date
AU2015201032A1 (en) 2015-03-19
AU2017200483A1 (en) 2017-02-16
AU2017200483B2 (en) 2018-11-01

Similar Documents

Publication Publication Date Title
CA2686458C (en) Systems and methods for providing delayed signals
KR101215760B1 (en) Time measurement circuit, time measurement method, time digital converter and test device using the same
US7292170B2 (en) System and method for improved time-interleaved analog-to-digital converter arrays
US8471736B1 (en) Automatic adjusting circuit and method for calibrating vernier time to digital converters
CN104283665B (en) For transmitting the system of data and including its video display
US7876246B1 (en) Photonic analog-to-digital converter
CN108254608B (en) Digital oscilloscope and self-calibration method of digital oscilloscope
WO2006086258A2 (en) Sequential timebase
US20160363619A1 (en) On-chip apparatus and method for jitter measurement
US9831886B2 (en) Background calibration for digital-to-analog converters
US20050189974A1 (en) A multi-stage delay clock generator
KR100889076B1 (en) A system and method for reducing timing mismatch in sample and hold circuits using the clock
CN114079463A (en) Channel mismatch calibration method based on low-frequency reference clock and circuit thereof
US7893741B2 (en) Multiple-stage, signal edge alignment apparatus and methods
CN113252958A (en) Digital oscilloscope and automatic calibration method for delay difference between channels thereof
Szplet et al. A 45 ps time digitizer with a two-phase clock and dual-edge two-stage interpolation in a field programmable gate array device
US20090088996A1 (en) Jitter measuring system and method
US5159337A (en) Self-aligning sampling system and logic analyzer comprising a number of such sampling systems
AU2017200483B2 (en) Systems and methods for providing delayed signals
KR100800139B1 (en) DLL device
Huang et al. Novel sifting-based solution for multiple-converter synchronization of ultra-fast TIADC systems
WO2009150816A1 (en) Multi-strobe circuit, method for calibration of the same, and test equipment using the same
TWI736270B (en) Delay-locked loop and method of configuring pump current ratio of delay cell
CN114641934A (en) Circuit for converting signals between digital and analog
KR101323372B1 (en) A signal generator and an automatic test equipment using thereof

Legal Events

Date Code Title Description
MK5 Application lapsed section 142(2)(e) - patent request and compl. specification not accepted