AU2008201386B2 - Circuit installation capable of full voltage activation, division voltage operation and delayed breaking - Google Patents

Circuit installation capable of full voltage activation, division voltage operation and delayed breaking Download PDF

Info

Publication number
AU2008201386B2
AU2008201386B2 AU2008201386A AU2008201386A AU2008201386B2 AU 2008201386 B2 AU2008201386 B2 AU 2008201386B2 AU 2008201386 A AU2008201386 A AU 2008201386A AU 2008201386 A AU2008201386 A AU 2008201386A AU 2008201386 B2 AU2008201386 B2 AU 2008201386B2
Authority
AU
Australia
Prior art keywords
capacitor
circuit
load
impedance
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
AU2008201386A
Other versions
AU2008201386A1 (en
Inventor
Tai-Her Yang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/526,585 external-priority patent/US7839105B2/en
Priority to US11/526,585 priority Critical patent/US7839105B2/en
Priority to TW96137754A priority patent/TWI470397B/en
Priority to EP07254872A priority patent/EP2071425B1/en
Priority to AT07254872T priority patent/ATE508404T1/en
Priority to DE602007014388T priority patent/DE602007014388D1/en
Priority to CN2008100858360A priority patent/CN101540550B/en
Priority to CA2626949A priority patent/CA2626949C/en
Priority to JP2008078317A priority patent/JP5302557B2/en
Priority to KR1020080027290A priority patent/KR101565160B1/en
Application filed by Individual filed Critical Individual
Priority to AU2008201386A priority patent/AU2008201386B2/en
Publication of AU2008201386A1 publication Critical patent/AU2008201386A1/en
Priority to US12/907,194 priority patent/US7911164B2/en
Publication of AU2008201386B2 publication Critical patent/AU2008201386B2/en
Application granted granted Critical
Ceased legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01HELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H47/00Circuit arrangements not adapted to a particular application of the relay and designed to obtain desired operating characteristics or to provide energising current
    • H01H47/02Circuit arrangements not adapted to a particular application of the relay and designed to obtain desired operating characteristics or to provide energising current for modifying the operation of the relay
    • H01H47/18Circuit arrangements not adapted to a particular application of the relay and designed to obtain desired operating characteristics or to provide energising current for modifying the operation of the relay for introducing delay in the operation of the relay
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0068Battery or charger load switching, e.g. concurrent charging and load supply
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/34Parallel operation in networks using both storage and other dc sources, e.g. providing buffering
    • H02J7/345Parallel operation in networks using both storage and other dc sources, e.g. providing buffering using capacitors as storage or buffering devices
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J9/00Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting
    • H02J9/005Circuit arrangements for emergency or stand-by power supply, e.g. for emergency lighting using a power saving mode
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/02Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/02Conversion of ac power input into dc power output without possibility of reversal
    • H02M7/04Conversion of ac power input into dc power output without possibility of reversal by static converters
    • H02M7/12Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/145Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a thyratron or thyristor type requiring extinguishing means
    • H02M7/155Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a thyratron or thyristor type requiring extinguishing means using semiconductor devices only
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/02Conversion of ac power input into dc power output without possibility of reversal
    • H02M7/04Conversion of ac power input into dc power output without possibility of reversal by static converters
    • H02M7/12Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/21Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/217Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16Modifications for eliminating interference voltages or currents
    • H03K17/161Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H03K17/162Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/0083Converters characterised by their input or output configuration
    • H02M1/009Converters characterised by their input or output configuration having two or more independently controlled outputs
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/02Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
    • H02M3/072Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps adapted to generate an output voltage whose value is lower than the input voltage

Abstract

A circuit installation that executes full voltage activation, division voltage operation, and delayed breaking brake to electric load by increasing the power to the load activated to promote its activation 5 performance or reducing operation power in the course of operation by the load to save power consumption or limit operation performance of the load. -29- 104 + pq 103 00%j O 106 104- + + 105 103 -

Description

Australian Patents Act 1990- Regulation 3.2 ORIGINAL COMPLETE SPECIFICATION STANDARD PATENT Invention Title Circuit installation capable of full voltage activation, division voltage operation and delayed breaking The following statement is a full description of this invention, including the best method of performing it known to me/us: P/00/0II C I A TITLE: CIRCUIT INSTALLATION CAPABLE OF FULL VOLTAGE ACTIVATION, DIVISION VOLTAGE OPERATION AND DELAYED BREAKING s BACKGROUND OF THE INVENTION (a) Field of the Invention The present invention is related to a circuit installation, and more particularly, to one that controls a power load taking advantage of charging, discharging and division voltage features of capacitor to 10 provide activation and operation features different from those provided by a conventional ON-OFF switch. (b) Description of the Prior Art: The pattern of control and operation of an electric load by conventional power switches usually involves ON or OFF only without is the capacity to change the input voltage to the load. SUMMARY OF THE INVENTION The primary purpose of the present invention is to provide a circuit installation that is capable of full voltage activation, division voltage 20 operation and delayed breaking. To achieve the purpose, the present invention by taking advantage of the features of a capacitor that integral boosting voltage in charging and differential dropping voltage in discharging connects the capacitor in series with an electric load; two sets of the said capacitor connected in series and the device of electric load 25 are then connected in series in opposite sequence before being connected in parallel; and a diode is connected in series in positive direction at where between two sets of electric loads according to the flowing direction of currents from both sets of electric load. Upon inputting DC power to charge the capacitor through the electric load thus to subject 30 both electric loads respectively connected in series to the capacitor in the -1- H:\lg1\Intw en\NRPrtbl\DCC\LGL\5222523_1 doc-310712013 series circuits to 100% voltage; and later the charging voltage at the capacitor rises to create balanced division voltage respectively between both electric loads connected in parallel with the capacitor. At such time, both electric loads in the series circuits are in the status of series high resistance and low amperage to achieve the purposes of full voltage 5 activation, division voltage operation, and delayed breaking. The electric load includes EM effect load or resistance load. According to one aspect, the present invention provides a circuit installation including: (a) a DC power source; 10 (b) first and second parallel sub-circuits; (c) the first sub-circuit having a first load, a first mid-point, and a first capacitor connected in that order between the positive and negative terminals of the DC power source; (d) the second sub-circuit having a second capacitor, a second mid-point and a 15 second load connected in that order between the positive and negative terminals of the DC power source; and (e) a diode connected between the first and second mid-points of the two sub circuits, wherein a positive terminal of said first capacitor is connected to said first mid 20 point and a negative terminal of said second capacitor is connected to said second mid point, and wherein said diode is arranged to allow current flow from said first mid-point to said second mid-point, wherein the first load and the second load are from the same or different power driven installations. BRIEF DESCRIPTION OF THE DRAWINGS 25 Fig. 1 is a schematic view showing a circuit of the present invention. Fig. 2 is a schematic view showing that the circuit of the present invention in Fig. 1 is provided with additional resistance. Fig. 3 is a schematic view showing a circuit of electric load in the present invention comprised of resistance and EM effect electric load. 30 Fig. 4 is a schematic view showing that the circuit of the present invention in Fig. 3 is provided with additional resistance. Fig. 5 is a schematic view showing a circuit of electric load in the present invention comprised of resistance. 2 H:\glner en\NRPortb\DCC\LGL\5222523_1 do-3/07/2013 Fig. 6 is a schematic view showing that the circuit of the present invention in Fig. 5 is provided with additional resistance. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS 5 Referring to Fig. 1, a preferred embodiment of the present invention is comprised of: --- EM effect electric loads 101, 103, each related to an electric drive installation giving various features depending on the voltage, e.g., an EM effect installation or an installation converting EM force into mechanical energy; 10 --- the first EM effect electric load 101, provided to constitute a first series circuit by connecting in series with a first capacitor 102 in the same 2A direction of polarity; --- a second capacitor 104, provided to constitute a second series circuit by connecting in series with the second EM effect electric load 103 in the same direction of polarity; s --- both capacitors 102, 104 and devices of both EM effect electric loads 101, 103 in the first and the second series circuits are connected in series in opposite sequence before being connected in parallel indicating the same polarity to be subject to control by a source switch 100; and --- a diode 200, coupled to where between the coupling point of the first 10 EM effect electric load 101 and the first capacitor 102 in the first series circuit and that of the second EM effect electric load 103 and the second capacitor 104 in the second series circuit and indicating series in the same direction of polarity with the first and the second EM effect electric loads 101, 103 to permit flow of DC power. 15 Wherein, the operation function of the present invention as illustrated in Fig. 1 involves (1) With the source switch 100 is ON, DC power charges the first capacitor 102 via the first EM effect electric load 101 and charges the second capacitor 104 via the second EM effect electric load 103; 20 meanwhile, both of the first and the second EM effect electric loads 101, 103 are subject to 100% voltage and the voltage gradually drops at each of the first and the second EM effect electric loads 101, 103 due to that the charging voltage respectively at the first and the second capacitors 102, 104 indicates integral curve rising status. 25 (2) When the voltage of the electric load drops and gets stabilized at the series division voltage values of the first and the second EM effect electric loads 101, 103, the amperage drops to where equal to the difference of DC source voltage less the voltage VF of the diode 200 in the same direction to be divided by the series resistance value of the first 30 and the second EM effect electric loads 101, 103. -3- (3) With the source switch 100 is OFF or during transient drop of source voltage, the first capacitor 102 discharges the second EM effect electric load 103 and the second capacitor 104 discharges the first EM effect electric load 101 to delay the time for circuit breaking. s In the circuit illustrated in Fig. 1, the time of voltage drop at the first and the second EM effect electric loads 101, 103 in the course of feeding the power, or the time of extended circuit breaking may have its time constant regulated by having both ends of the first and the second capacitors 102, 104 to respectively connect in parallel with a fist and a 10 second resistances 105, 106. Fig. 2 shows another preferred embodiment of the present invention with an additional resistance added to the circuit of the preferred embodiment illustrated in Fig. 1. The second preferred embodiment is comprised of: 15 --- EM effect electric loads 101, 103, each related to an electric drive installation giving various features depending on the voltage, e.g., an EM effect installation or an installation converting EM force into mechanical energy; --- the first EM effect electric load 101, provided to constitute a first 20 series circuit by connecting in series with a first capacitor 102 in the same direction of polarity; --- a second capacitor 104, provided to constitute a second series circuit by connecting in series with the second EM effect electric load 103 in the same direction of polarity; 25 --- both capacitors 102, 104 and devices of both EM effect electric loads 101, 103 in the first and the second series circuits are connected in series in opposite sequence before being connected in parallel indicating the same polarity to be subject to control by a source switch 100; and --- the diode 200, coupled to where between the coupling point of the first 30 EM effect electric load 101 and the first capacitor 102 in the first series -4circuit and that of the second EM effect electric load 103 and the second capacitor 104 in the second series circuit and indicating series in the same direction of polarity with the first and the second EM effect electric loads 101, 103 to permit flow of DC power; 5 --- the first resistance 105, comprised of resistance impedance, or any coils containing resistance impedance, or power driven installation or device containing resistance impedance; connected in parallel with both ends of the first capacitor 102 to facilitate the discharging rate at the first capacitor 102 when the division voltage at the second EM effect electric 10 load 103 drops or is interrupted; and --- the second resistance 106, comprised of resistance impedance, or any coils containing resistance impedance, or power driven installation or device containing resistance impedance; connected in parallel with both ends of the second capacitor 104 to facilitate the discharging rate at the is second capacitor 104 when the division voltage at the first EM effect electric load 101 drops or is interrupted. The operational function of the preferred embodiment illustrated in Fig. 2 involves: (1) With the source switch 100 is ON, DC power charges the first 20 capacitor 102 via the first EM effect electric load 101 and charges the second capacitor 104 via the second EM effect electric load 103; meanwhile, both of the first and the second EM effect electric loads 101, 103 are subject to 100% voltage and the voltage gradually drops at each of the first and the second EM effect electric loads 101, 103 due to that 25 the charging voltage respectively at the first and the second capacitors 102, 104 indicates integral curve rising status; the first resistance 105 connected in parallel with the first capacitor 102 and the second resistance 106 connected in parallel with the second capacitor 104 extend the time of voltage drop respectively at the first and the second EM effect 30 electric loads 101, 103. -5- (2) When the voltage of the electric load drops and gets stabilized at the series division voltage values of the first and the second EM effect electric loads 101, 103, the amperage drops to where equal to the difference of DC source voltage less the voltage VF of the diode 200 in 5 the same direction to be divided by the series resistance value of the first and the second EM effect electric loads 101, 103. (3) With the source switch 100 is OFF or during transient drop of source voltage, the first capacitor 102 discharges the first resistance 105 and the second EM effect electric load 103; and the second capacitor 104 10 discharges the second resistance 106 and the first EM effect electric load 101 to delay the time for circuit breaking. The circuit installation allowing full voltage activation, division voltage operation and delayed breaking while having both EM effect electric loads to serve as electric loads may also have an impedance 301 15 serving as a resistance electric load for voltage drop thus to drive the single EM effect electric load 103. Fig. 3 shows that a circuit of electric load in another preferred embodiment yet of the present invention is comprised of an impedance and EM effect electric load. The third preferred embodiment is 20 comprised of: --- the EM effect electric load 103, related to an electric drive installation giving various features depending on the voltage, e.g., an EM effect installation or an installation converting EM force into mechanical energy; 25 --- the impedance 301, comprised of resistance impedance, or any coils containing resistance impedance, or power driven installation or device containing resistance impedance; --- the impedance 301, provided for connecting the first capacitor 102 in series indicating the same direction of polarity to constitute a first series 30 circuit; -6- - a second capacitor 104, provided to constitute a second series circuit by connecting in series with the EM effect electric load 103 in the same direction of polarity; --- both of the first and the second series circuits are connected to each s other in parallel indicating the same polarity to be subject to control by a source switch 100; and --- the diode 200, coupled to where between the coupling point of the impedance 301 and the first capacitor 102 in the first series circuit and that of the EM effect electric load 103 and the second capacitor 104 in the 10 second series circuit and indicating series in the same direction of polarity with the impedance 301 and the EM effect electric loads 103 to permit flow of DC power. The operational function of the preferred embodiment illustrated in Fig. 3 involves: 1s (1) With the source switch 100 is ON, DC power charges the first capacitor 102 via the impedance 301 and charges the second capacitor 104 via the EM effect electric load 103; meanwhile, both of the impedance 301 and the EM effect electric load 103 are subject to 100% voltage and the voltage gradually drops at the impedance 301 and the EM 20 effect electric load 103 due to that the charging voltage respectively at the first and the second capacitors 102, 104 indicates integral curve rising status. (2) When the voltage of the electric load drops and gets stabilized at the series division voltage values of the impedance 301 and the EM 25 effect electric load 103, the amperage drops to where equal to the difference of DC source voltage less the voltage VF of the diode 200 in the same direction to be divided by the series resistance value of the impedance 301 and the EM effect electric load 103. (3) With the source switch 100 is OFF or during transient drop of 30 source voltage, the first capacitor 102 discharges the EM effect electric -7load 103; and the second capacitor 104 discharges the impedance 301 to delay the time for circuit breaking. In the circuit illustrated in Fig. 3, the time of voltage drop at the EM effect electric load 103 and the impedance 301 in the course of s discharging, or the time of extended time when the power is interrupted may have its time constant regulated by having both ends of the first and the second capacitors 102, 104 to respectively connect in parallel with a fist and a second resistances 105, 106. Fig. 4 shows another preferred embodiment yet of the present 10 invention with an additional resistance added to the circuit of the preferred embodiment illustrated in Fig. 3. The preferred embodiment illustrated in Fig. 4 is comprised of: --- the EM effect electric load 103, related to an electric drive installation giving various features depending on the voltage, e.g., an EM effect 15 installation or an installation converting EM force into mechanical energy; --- the impedance 301, comprised of resistance impedance, or any coils containing resistance impedance, or power driven installation or device containing resistance impedance; 20 --- the impedance 301, provided for connecting the first capacitor 102 in series indicating the same direction of polarity to constitute a first series circuit; --- a second capacitor 104, provided to constitute a second series circuit by connecting in series with the EM effect electric load 103 in the same 25 direction of polarity; --- both of the first and the second series circuits are connected in parallel of the same polarity to be subject to control by a source switch 100; and --- the diode 200, coupled to where between the coupling point of the impedance 301 and the first EM effect electric load 101 in the first series 30 circuit and that of the EM effect electric load 103 and the second -8capacitor 104 in the second series circuit and indicating series in the same direction of polarity with the impedance 301 and the EM effect electric load 103 to permit flow of DC power; --- the first resistance 105, comprised of resistance impedance, or any s coils containing resistance impedance, or power driven installation or device containing resistance impedance; connected in parallel with both ends of the first capacitor 102 to facilitate the discharging rate at the first capacitor 102 when the division voltage at the second EM effect electric load 103 drops or is interrupted; and 10 --- the second resistance 106, comprised of resistance impedance, or any coils containing resistance impedance, or power driven installation or device containing resistance impedance; connected in parallel with both ends of the second capacitor 104 to facilitate the discharging rate at the second capacitor 104 when the division voltage at impedance 301 drops is or is interrupted; the second resistance 106 may or may not be provided depending on the characteristics of the resistance 301 connected in parallel. The operational function of the preferred embodiment illustrated in Fig. 4 involves: 20 (1) With the source switch 100 is ON, DC power charges the first capacitor 102 via the impedance 301 and charges the second capacitor 104 via the EM effect electric load 103; meanwhile, both of the impedance 301 and the EM effect electric load 103 are subject to 100% voltage and the voltage gradually drops at the impedance 301 and the EM 25 effect electric load 103 due to that the charging voltage respectively at the first and the second capacitors 102, 104 indicates integral curve rising status; the first resistance 105 connected in parallel with the first capacitor 102 and the second resistance 106 connected in parallel with the second capacitor 104 extend the time of voltage drop respectively at the 30 impedance 301 and the EM effect electric load 103. -9- (2) When the voltage of the electric load drops and gets stabilized at the series division voltage values of the impedance 301 and the EM effect electric load 103, the amperage drops to where equal to the difference of DC source voltage less the voltage VF of the diode 200 in s the same direction to be divided by the series resistance value of the impedance 301 and the EM effect electric load 103. (3) With the source switch 100 is OFF or during transient drop of source voltage, the first capacitor 102 discharges the first resistance 105 and the EM effect electric load 103; and the second capacitor 104 10 discharges the second resistance 106 and the impedance 301 to delay the time for circuit breaking. The circuit installation allowing full voltage activation, division voltage operation and delayed breaking may have the electric load comprised of the impedance 301 and another impedance 303. 15 Fig. 5 is a schematic view showing a circuit of the present invention with an electric load comprised of impedance. In the preferred embodiment illustrated in Fig. 5 is comprised of: --- the impedance 301 and 303, each comprised of resistance impedance, or any coils containing resistance impedance, or power driven installation 20 or device containing resistance impedance; both may be comprised of the same or different types with their resistance values may be of the same or not; --- the impedance 301, provided for connecting the first capacitor 102 in series indicating the same direction of polarity to constitute a first series 25 circuit; --- the second capacitor 104, provided for connecting the impedance 303 in series indicating the same direction of polarity to constitute a second series circuit; --- both of the first and the second series circuits are connected in parallel 30 of the same polarity to be subject to control by a source switch 100; and -10- --- the diode 200, coupled to where between the coupling point of the impedance 301 and the first capacitor 102 in the first series circuit and that of the impedance 303 and the second capacitor 104 in the second series circuit and indicating series in the same direction of polarity with 5 the impedance 301 and another impedance 303 to permit flow of DC power. The preferred embodiment illustrated in Fig. 5 operates as follows: (1) With the source switch 100 is ON, DC power charges the first capacitor 102 via the impedance 301 and charges the second capacitor 10 104 via the second impedance 303; meanwhile, both of the impedance 301 and the second impedance 303 are subject to 100% voltage and the voltage gradually drops at the impedance 301 and the second impedance 303 due to that the charging voltage respectively at the first and the second impedances 301, 303 indicates integral curve rising status. 15 (2) When the voltage of the electric load drops and gets stabilized at the series division voltage values of the impedance 301 and the second impedance 303, the amperage drops to where equal to the difference of DC source voltage less the voltage VF of the diode 200 in the same direction to be divided by the series resistance value of the impedance 20 301 and the second impedance 303. (3) With the source switch 100 is OFF or during transient drop of source voltage, the first capacitor 102 discharges the first impedance 301; and the second capacitor 104 discharges the second impedance 303 to delay the time for circuit breaking. 25 In the circuit illustrated in Fig. 5, the time of voltage drop at the impedance 301 and 303 in the course of discharging, or the time of extended time when the power is interrupted may have its time constant regulated by having both ends of the first and the second capacitors 102, 104 to respectively connect in parallel with a fist and a second resistances 30 105, 106. .ii.
The circuit of another preferred embodiment yet of the present invention as illustrated in Fig. 6 provided with additional resistance is comprised of: --- the impedance 301 and 303, each comprised of resistance impedance, 5 or any coils containing resistance impedance, or power driven installation or device containing resistance impedance; both may be comprised of the same or different types with their resistance values may be of the same or not; --- the impedance 301, provided for connecting the first capacitor 102 in 10 series indicating the same direction of polarity to constitute a first series circuit; --- the second capacitor 104, provided for connecting the impedance 303 in series indicating the same direction of polarity to constitute a second series circuit; 15 --- both of the first and the second series circuits are connected in parallel of the same polarity to be subject to control by a source switch 100; --- the diode 200, coupled to where between the coupling point of the impedance 301 and the first capacitor 102 in the first series circuit and that of the impedance 303 and the second capacitor 104 in the second 20 series circuit and indicating series in the same direction of polarity with the impedance 301 and another impedance 303 to permit flow of DC power; --- the first resistance 105, comprised of resistance impedance, or any coils containing resistance impedance, or power driven installation or 25 device containing resistance impedance; connected in parallel with both ends of the first capacitor 102 to facilitate the discharging rate at the first capacitor 102 when the division voltage at the impedance 303 drops or is interrupted; and the first resistance 105 may or may not be provided depending on the characteristics of the resistance 303 connected in 30 parallel; -12- --- the second resistance 106, comprised of resistance impedance, or any coils containing resistance impedance, or power driven installation or device containing resistance impedance; connected in parallel with both ends of the second capacitor 104 to facilitate the discharging rate at the s second capacitor 104 when the division voltage at impedance 301 drops or is interrupted; and the second resistance 106 may or may not be provided depending on the characteristics of the resistance 301 connected in parallel. The preferred embodiment of the present- invention operates as 10 follows: (1) With the source switch 100 is ON, DC power charges the first capacitor 102 via the impedance 301 and charges the second capacitor 104 via the second impedance 303; meanwhile, both of the impedance 301 and the second impedance 303 are subject to 100% voltage and the 15 voltage gradually drops at the impedance 301 and the second impedance 303 due to that the charging voltage respectively at the first and the second impedances 301, 303 indicates integral curve rising status; and the first resistance 105 connected in parallel with the first capacitor 102 as well as the second resistance 106 connected in parallel with the second 20 capacitor 106 are capable of extending the voltage drop time respectively for the impedance 301 and the second EM effect electric load 103. (2) When the voltage of the electric load drops and gets stabilized at the series division voltage values of the impedance 301 and the second impedance 303, the amperage drops to where equal to the difference of 25 DC source voltage less the voltage VF of the diode 200 in the same direction to be divided by the series resistance value of the impedance 301 and the second impedance 303. (3) With the source switch 100 is OFF or during transient drop of source voltage, the first capacitor 102 discharges the first impedance 301; 30 and the second capacitor 104 discharges the second impedance 303 to -13delay the time for circuit breaking The electric load selected in practice for the circuit installation of the present invention allowing full voltage activation, division voltage operation, and delayed breaking may be related to a power driven load 5 providing various of characteristics by voltage, e.g., (1) EM effect applied installation provided with excitement coil including EM breaking installation, relay, EM clutch, EM switch, solenoid, EM iron, EM lock, spiral coil, etc., (2) motor, (3) excitement winding of a power generator, (4) impedance including resistance impedance, coil containing resistance 10 impedance, or power drive installation or device containing resistance impedance; and (5) other power driven installation provided with various features by voltage. One or a plurality of same or different power driven installation may be selected from those loads described above to constitute an electric load. 1s In summary, the circuit configuration disclosed in the present invention for allowing full voltage activation, division voltage operation, and delayed breaking gives precise function and innovative creativity; therefore, this application for patent is duly filed accordingly. The reference in this specification to any prior publication (or 20 information derived from it), or to any matter which is known, is not, and should not be taken as, an acknowledgement or admission or any form of suggestion that that prior publication (or information derived from it) or known matter forms part of the common general knowledge in the field of endeavour to which this specification relates. 25 Throughout this specification and the claims which follow, unless the context requires otherwise, the word "comprise", and variations such as "comprises" or "comprising", will be understood to imply the inclusion of a stated integer or step or group of integers or steps but not the exclusion of any other integer or step or group of integers or steps. 30 The reference numerals in the following claims do not in any way limit the scope of the respective claims. -14-

Claims (12)

1. A circuit installation including: (a) a DC power source; (b) first and second parallel sub-circuits; 5 (c) the first sub-circuit having a first load, a first mid-point, and a first capacitor connected in that order between the positive and negative terminals of the DC power source; (d) the second sub-circuit having a second capacitor, a second mid-point and a second load connected in that order between the positive and negative terminals of the DC 10 power source; and (e) a diode connected between the first and second mid-points of the two sub circuits, wherein a positive terminal of said first capacitor is connected to said first mid point and a negative terminal of said second capacitor is connected to said second mid 15 point, and wherein said diode is arranged to allow current flow from said first mid-point to said second mid-point, wherein the first load and the second load are from the same or different power driven installations.
2. The circuit installation according to claim I wherein each of said first load and said 20 second load are related to an installation for converting electromagnetic force (EM) into mechanical energy.
3. The circuit installation according to claim I or claim 2 further including a source switch for controlling both the first sub-circuit and the second sub-circuit. 25
4. The circuit installation according to any preceding claim wherein said circuit installation is arranged so that when said source switch is on, DC power charges said first capacitor via the first load and said second capacitor via the second load, and wherein a charging voltage respectively at the first and the second capacitors indicates integral curve 30 rising status. 15 H :\gNnterve\NRPortbi\DCC\LGL\5222523_Ldoc-3M7/2013
5. The circuit installation according to claim 4 wherein, when a voltage of said first and second loads drops, an amperage drops to a value equal to a difference between a DC source voltage and the forward voltage (VF) of the diode divided by a value of resistances of the first and second loads. 5
6. The circuit installation according to claim 4 or claim 5 wherein, when said source switch is off, said first capacitor may discharge to power said second load and said second capacitor may discharge to power said first load. 10
7. The circuit installation according to any one of the preceding claims wherein said first sub-circuit includes a first resistance connected in parallel with said first capacitor and said second sub-circuit includes a second resistance connected in parallel with said second capacitor. 15
8. The circuit installation according to claim 7 wherein said first and second resistances shorten a time of voltage drop at the first and second loads, respectively.
9. The circuit installation according to any one of the preceding claims wherein said first load is an impedance. 20
10. The circuit installation according to any one of the preceding claims wherein said second load is an impedance.
11. The circuit installation according to claim 9 or claim 10 wherein a time period 25 between said source switch moving to an off position and said circuit installation becoming non-operational is regulated by said first and second resistances.
12. A circuit installation substantially as herein described with reference to the accompanying figures. 16
AU2008201386A 2006-09-26 2008-03-26 Circuit installation capable of full voltage activation, division voltage operation and delayed breaking Ceased AU2008201386B2 (en)

Priority Applications (11)

Application Number Priority Date Filing Date Title
US11/526,585 US7839105B2 (en) 2006-09-26 2006-09-26 Circuit installation capable of full voltage activation, division voltage operation and delayed breaking
TW96137754A TWI470397B (en) 2007-10-08 2007-10-08 Circuit installation capable of full voltage activation, division voltage operation and delayed breaking
EP07254872A EP2071425B1 (en) 2006-09-26 2007-12-14 Circuit installation capable of full voltage activation, division voltage operation and delayed breaking
AT07254872T ATE508404T1 (en) 2006-09-26 2007-12-14 CIRCUIT DEVICE WITH FULL VOLTAGE ACTIVATION, VOLTAGE DIVIDER OPERATION AND DELAYED SWITCHING CAPABILITY
DE602007014388T DE602007014388D1 (en) 2006-09-26 2007-12-14 Circuit device capable of full voltage activation, voltage divider operation and delayed switching
CN2008100858360A CN101540550B (en) 2007-10-08 2008-03-21 Circuit device with full-voltage starting, partial-voltage work and power-off delay
CA2626949A CA2626949C (en) 2006-09-26 2008-03-25 Circuit installation capable of full voltage activation, division voltage operation and delayed braking
JP2008078317A JP5302557B2 (en) 2007-10-08 2008-03-25 Full pressure starting partial pressure operation and circuit interruption delay device
KR1020080027290A KR101565160B1 (en) 2007-10-08 2008-03-25 Circuit for delaying shutdown
AU2008201386A AU2008201386B2 (en) 2006-09-26 2008-03-26 Circuit installation capable of full voltage activation, division voltage operation and delayed breaking
US12/907,194 US7911164B2 (en) 2006-09-26 2010-10-19 Circuit installation capable of full voltage activation, division voltage operation and delayed breaking

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US11/526,585 US7839105B2 (en) 2006-09-26 2006-09-26 Circuit installation capable of full voltage activation, division voltage operation and delayed breaking
TW96137754A TWI470397B (en) 2007-10-08 2007-10-08 Circuit installation capable of full voltage activation, division voltage operation and delayed breaking
EP07254872A EP2071425B1 (en) 2006-09-26 2007-12-14 Circuit installation capable of full voltage activation, division voltage operation and delayed breaking
CA2626949A CA2626949C (en) 2006-09-26 2008-03-25 Circuit installation capable of full voltage activation, division voltage operation and delayed braking
JP2008078317A JP5302557B2 (en) 2007-10-08 2008-03-25 Full pressure starting partial pressure operation and circuit interruption delay device
AU2008201386A AU2008201386B2 (en) 2006-09-26 2008-03-26 Circuit installation capable of full voltage activation, division voltage operation and delayed breaking

Publications (2)

Publication Number Publication Date
AU2008201386A1 AU2008201386A1 (en) 2009-10-15
AU2008201386B2 true AU2008201386B2 (en) 2013-08-29

Family

ID=49028749

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2008201386A Ceased AU2008201386B2 (en) 2006-09-26 2008-03-26 Circuit installation capable of full voltage activation, division voltage operation and delayed breaking

Country Status (2)

Country Link
AU (1) AU2008201386B2 (en)
CA (1) CA2626949C (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107302248B (en) * 2017-07-14 2024-01-19 宁波锂想电子有限公司 Electric tool

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1119096A2 (en) * 2000-01-18 2001-07-25 Diehl AKO Stiftung & Co. KG Voltage stabilising circuit at an ac powered load

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1119096A2 (en) * 2000-01-18 2001-07-25 Diehl AKO Stiftung & Co. KG Voltage stabilising circuit at an ac powered load

Also Published As

Publication number Publication date
CA2626949A1 (en) 2009-09-25
CA2626949C (en) 2013-10-01
AU2008201386A1 (en) 2009-10-15

Similar Documents

Publication Publication Date Title
US7911164B2 (en) Circuit installation capable of full voltage activation, division voltage operation and delayed breaking
CN104871108B (en) Pump capacitor for switched-capacitor circuit is configured
CN102315671B (en) Battery cell equalizer system
EP2149896B1 (en) Relay driving circuit and battery pack using same
CN102097831B (en) Charging/discharging control circuit, method and battery system
US7088084B2 (en) Power supply circuit capable of rapidly changing output voltages
US20100231186A1 (en) Single-inductor multiple-output power converter
RU2002128149A (en) Electro-converter in the form of a dynamically stabilized charge pump based on ultra-capacitor
CN101009464A (en) Charge pump circuit and electric appliance therewith
US20100315048A1 (en) Voltage step-up circuit
CN103081320A (en) High efficiency power regulator and method
CN104218632A (en) Power supply device
TW200818674A (en) Circuit to optimize charging of bootstrap capacitor with bootstrap diode emulator
AU2008201386B2 (en) Circuit installation capable of full voltage activation, division voltage operation and delayed breaking
CN102447278A (en) Electronic switch type equalizing circuit of power battery management system
CN205960636U (en) Surge current control circuit and power supply unit
CN101860180A (en) MOS (Metal Oxide Semiconductor) driving device and power supply module
EP2892135B1 (en) Power Supply and energy efficient Gate Driver
CN113169570A (en) Assembly for switching high voltage batteries in a vehicle
CN106130092A (en) A kind of booster circuit
CN207868153U (en) Driving circuit for main circuit breaker of electric locomotive
CN106059008A (en) High efficient transfer equalization circuit for battery
CN205846771U (en) A kind of booster circuit
CN106961212B (en) A kind of voltage conversion device and its control method
CN101667792A (en) Self-powered control circuit of switch converter

Legal Events

Date Code Title Description
FGA Letters patent sealed or granted (standard patent)
MK14 Patent ceased section 143(a) (annual fees not paid) or expired