AU2003291348A8 - An improved barrier layer for a copper metallization layer including a low k dielectric - Google Patents

An improved barrier layer for a copper metallization layer including a low k dielectric

Info

Publication number
AU2003291348A8
AU2003291348A8 AU2003291348A AU2003291348A AU2003291348A8 AU 2003291348 A8 AU2003291348 A8 AU 2003291348A8 AU 2003291348 A AU2003291348 A AU 2003291348A AU 2003291348 A AU2003291348 A AU 2003291348A AU 2003291348 A8 AU2003291348 A8 AU 2003291348A8
Authority
AU
Australia
Prior art keywords
dielectric
low
improved barrier
copper metallization
barrier layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2003291348A
Other versions
AU2003291348A1 (en
Inventor
Massud Aminpur
Hartmut Ruelke
Thomas Werner
Joerg Hohage
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from DE10250889A external-priority patent/DE10250889B4/en
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of AU2003291348A8 publication Critical patent/AU2003291348A8/en
Publication of AU2003291348A1 publication Critical patent/AU2003291348A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76807Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
    • H01L21/76808Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures involving intermediate temporary filling with material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • H01L21/76826Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by contacting the layer with gases, liquids or plasmas

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
AU2003291348A 2002-10-31 2003-10-27 An improved barrier layer for a copper metallization layer including a low k dielectric Abandoned AU2003291348A1 (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
DE10250889.5 2002-10-31
DE10250889A DE10250889B4 (en) 2002-10-31 2002-10-31 An improved SiC barrier layer for a low-k dielectric, metallization layer and method of making the same
US10/403,483 2003-03-31
US10/403,483 US6893956B2 (en) 2002-10-31 2003-03-31 Barrier layer for a copper metallization layer including a low-k dielectric
PCT/US2003/035433 WO2004040623A2 (en) 2002-10-31 2003-10-27 An improved barrier layer for a copper metallization layer including a low k dielectric

Publications (2)

Publication Number Publication Date
AU2003291348A8 true AU2003291348A8 (en) 2004-05-25
AU2003291348A1 AU2003291348A1 (en) 2004-05-25

Family

ID=32231869

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2003291348A Abandoned AU2003291348A1 (en) 2002-10-31 2003-10-27 An improved barrier layer for a copper metallization layer including a low k dielectric

Country Status (2)

Country Link
AU (1) AU2003291348A1 (en)
WO (1) WO2004040623A2 (en)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6100559A (en) * 1998-08-14 2000-08-08 Advanced Micro Devices, Inc. Multipurpose graded silicon oxynitride cap layer
US6784485B1 (en) * 2000-02-11 2004-08-31 International Business Machines Corporation Diffusion barrier layer and semiconductor device containing same
US6879046B2 (en) * 2001-06-28 2005-04-12 Agere Systems Inc. Split barrier layer including nitrogen-containing portion and oxygen-containing portion
US6455417B1 (en) * 2001-07-05 2002-09-24 Taiwan Semiconductor Manufacturing Co., Ltd. Method for forming damascene structure employing bi-layer carbon doped silicon nitride/carbon doped silicon oxide etch stop layer
JP3745257B2 (en) * 2001-08-17 2006-02-15 キヤノン販売株式会社 Semiconductor device and manufacturing method thereof
US6670715B2 (en) * 2001-12-05 2003-12-30 United Microelectronics Corp. Bilayer silicon carbide based barrier

Also Published As

Publication number Publication date
AU2003291348A1 (en) 2004-05-25
WO2004040623A2 (en) 2004-05-13
WO2004040623A3 (en) 2004-07-15

Similar Documents

Publication Publication Date Title
AU2003284900A1 (en) Forming a copper diffusion barrier
SG87919A1 (en) Non-conductive barrier formations for copper damascene type interconnects
SG72907A1 (en) Method for forming copper damascene structure by using a dual cmp barrier layer
AU2003300040A1 (en) Multi-layer integrated semiconductor structure having an electrical shielding portion
GB2395493B (en) Forming low K dielectric layers
GB2389562B (en) Method for patterning a multilayered conductor/substrate structure
TWI373095B (en) A copper conductor
AU2003279460A1 (en) Reliable low-k interconnect structure with hybrid dielectric
SG110059A1 (en) Laminate comprising an electrically conductive layer formed as an antenna structure
SG118174A1 (en) A method for forming a carbon doped oxide low-k insulating layer
AU2003219535A1 (en) Electronic circuit breaker
AU2003266560A1 (en) Copper alloy for wiring, semiconductor device, method for forming wiring and method for manufacturing semiconductor device
GB0220209D0 (en) A semiconductor device barrier layer
EP1500631A4 (en) Hydrogen-containing electrically conductive organic compound
SG118210A1 (en) Method for fabricating copper interconnects
MXPA03003834A (en) Circuit interrupter trip unit.
AU2003253903A8 (en) Multi-layer antenna structure
AU2001217861A1 (en) Multi-metal layer circuit
SG114619A1 (en) Dielectric having a barrier effect against copper diffusion
HK1060867A1 (en) Two-layer copper polyimide substrate
AU2002313631A1 (en) A circuit encapsulation technique utilizing electroplating
AU2003262125A8 (en) Improved method for etching vias
AU2003252121A8 (en) Anisotropic conductive compound
EP1356498A4 (en) Chromium adhesion layer for copper vias in low-k technology
AU2001296662A1 (en) Amorphized barrier layer for integrated circuit interconnects

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase