AU2003240975A1 - Architecture to support multiple concurrent execution contexts on a processor - Google Patents

Architecture to support multiple concurrent execution contexts on a processor

Info

Publication number
AU2003240975A1
AU2003240975A1 AU2003240975A AU2003240975A AU2003240975A1 AU 2003240975 A1 AU2003240975 A1 AU 2003240975A1 AU 2003240975 A AU2003240975 A AU 2003240975A AU 2003240975 A AU2003240975 A AU 2003240975A AU 2003240975 A1 AU2003240975 A1 AU 2003240975A1
Authority
AU
Australia
Prior art keywords
architecture
processor
support multiple
multiple concurrent
concurrent execution
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2003240975A
Inventor
Michael W. Morrow
Dennis O'connor
Steve Strazdus
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of AU2003240975A1 publication Critical patent/AU2003240975A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/485—Task life-cycle, e.g. stopping, restarting, resuming execution
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Microcomputers (AREA)
  • Power Sources (AREA)
AU2003240975A 2002-06-03 2003-05-30 Architecture to support multiple concurrent execution contexts on a processor Abandoned AU2003240975A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/162,428 2002-06-03
US10/162,428 US20030225816A1 (en) 2002-06-03 2002-06-03 Architecture to support multiple concurrent threads of execution on an arm-compatible processor
PCT/US2003/017221 WO2003102773A2 (en) 2002-06-03 2003-05-30 Architecture to support multiple concurrent execution contexts on a processor

Publications (1)

Publication Number Publication Date
AU2003240975A1 true AU2003240975A1 (en) 2003-12-19

Family

ID=29583601

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2003240975A Abandoned AU2003240975A1 (en) 2002-06-03 2003-05-30 Architecture to support multiple concurrent execution contexts on a processor

Country Status (8)

Country Link
US (1) US20030225816A1 (en)
EP (1) EP1573532B1 (en)
CN (1) CN100347673C (en)
AU (1) AU2003240975A1 (en)
HK (1) HK1078144A1 (en)
MY (1) MY160949A (en)
TW (1) TWI243333B (en)
WO (1) WO2003102773A2 (en)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040225840A1 (en) * 2003-05-09 2004-11-11 O'connor Dennis M. Apparatus and method to provide multithreaded computer processing
US7594089B2 (en) * 2003-08-28 2009-09-22 Mips Technologies, Inc. Smart memory based synchronization controller for a multi-threaded multiprocessor SoC
JP4818919B2 (en) * 2003-08-28 2011-11-16 ミップス テクノロジーズ インコーポレイテッド Integrated mechanism for suspending and deallocating computational threads of execution within a processor
US7711931B2 (en) * 2003-08-28 2010-05-04 Mips Technologies, Inc. Synchronized storage providing multiple synchronization semantics
US7870553B2 (en) 2003-08-28 2011-01-11 Mips Technologies, Inc. Symmetric multiprocessor operating system for execution on non-independent lightweight thread contexts
US7849297B2 (en) 2003-08-28 2010-12-07 Mips Technologies, Inc. Software emulation of directed exceptions in a multithreading processor
US7418585B2 (en) * 2003-08-28 2008-08-26 Mips Technologies, Inc. Symmetric multiprocessor operating system for execution on non-independent lightweight thread contexts
US7836450B2 (en) 2003-08-28 2010-11-16 Mips Technologies, Inc. Symmetric multiprocessor operating system for execution on non-independent lightweight thread contexts
US9032404B2 (en) 2003-08-28 2015-05-12 Mips Technologies, Inc. Preemptive multitasking employing software emulation of directed exceptions in a multithreading processor
US7475296B2 (en) * 2004-05-20 2009-01-06 International Business Machines Corporation Serviceability and test infrastructure for distributed systems
US7937709B2 (en) 2004-12-29 2011-05-03 Intel Corporation Synchronizing multiple threads efficiently
US8079031B2 (en) 2005-10-21 2011-12-13 Intel Corporation Method, apparatus, and a system for dynamically configuring a prefetcher based on a thread specific latency metric
US8201179B2 (en) * 2006-05-04 2012-06-12 Oracle America, Inc. Multi-threaded shared state variable control
US7721148B2 (en) * 2006-06-29 2010-05-18 Intel Corporation Method and apparatus for redirection of machine check interrupts in multithreaded systems
US8056087B2 (en) * 2006-09-25 2011-11-08 International Business Machines Corporation Effective use of a hardware barrier synchronization register for protocol synchronization
DE102006048379B4 (en) * 2006-10-12 2008-11-06 Infineon Technologies Ag Method for throughput control of an electronic circuit and corresponding throughput control and associated semiconductor circuit
US8898438B2 (en) * 2007-03-14 2014-11-25 XMOS Ltd. Processor architecture for use in scheduling threads in response to communication activity
US7853950B2 (en) * 2007-04-05 2010-12-14 International Business Machines Corporarion Executing multiple threads in a processor
US8181185B2 (en) * 2007-05-31 2012-05-15 Intel Corporation Filtering of performance monitoring information
JP5379122B2 (en) * 2008-06-19 2013-12-25 パナソニック株式会社 Multiprocessor
US7930519B2 (en) * 2008-12-17 2011-04-19 Advanced Micro Devices, Inc. Processor with coprocessor interfacing functional unit for forwarding result from coprocessor to retirement unit
CN101923382B (en) * 2009-06-16 2013-01-16 联想(北京)有限公司 Computer system energy-saving method and computer system
US8832712B2 (en) * 2009-09-09 2014-09-09 Ati Technologies Ulc System and method for synchronizing threads using shared memory having different buffer portions for local and remote cores in a multi-processor system
US10169072B2 (en) * 2009-09-23 2019-01-01 Nvidia Corporation Hardware for parallel command list generation
CN102629192A (en) * 2012-04-20 2012-08-08 西安电子科技大学 Instruction packet for on-chip multi-core concurrent multithreaded processor and operation method of instruction packet
US9465618B2 (en) 2014-01-08 2016-10-11 Oracle International Corporation Methods and systems for optimally selecting an assist unit
CN105843592A (en) * 2015-01-12 2016-08-10 芋头科技（杭州）有限公司 System for implementing script operation in preset embedded system
CN104899039B (en) * 2015-06-12 2018-12-25 百度在线网络技术（北京）有限公司 For providing the method and apparatus of screenshotss service on the terminal device
US11023233B2 (en) * 2016-02-09 2021-06-01 Intel Corporation Methods, apparatus, and instructions for user level thread suspension
US10503541B2 (en) * 2017-12-04 2019-12-10 Beijing Panyi Technology Co., Ltd. System and method for handling dependencies in dynamic thread spawning for a multi-threading processor

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5669002A (en) * 1990-06-28 1997-09-16 Digital Equipment Corp. Multi-processor resource locking mechanism with a lock register corresponding to each resource stored in common memory
US5968157A (en) * 1997-01-23 1999-10-19 Sun Microsystems, Inc. Locking of computer resources
US6212544B1 (en) * 1997-10-23 2001-04-03 International Business Machines Corporation Altering thread priorities in a multithreaded processor
CN1228557A (en) * 1998-03-06 1999-09-15 刘殷 Multiple line programme instruction level concurrent technique for computer processor
US6507862B1 (en) * 1999-05-11 2003-01-14 Sun Microsystems, Inc. Switching method in a multi-threaded processor
US7120783B2 (en) * 1999-12-22 2006-10-10 Ubicom, Inc. System and method for reading and writing a thread state in a multithreaded central processing unit

Also Published As

Publication number Publication date
HK1078144A1 (en) 2006-03-03
EP1573532B1 (en) 2015-06-24
WO2003102773A3 (en) 2005-06-30
CN1685315A (en) 2005-10-19
WO2003102773A2 (en) 2003-12-11
US20030225816A1 (en) 2003-12-04
TW200405204A (en) 2004-04-01
MY160949A (en) 2017-03-31
EP1573532A2 (en) 2005-09-14
CN100347673C (en) 2007-11-07
TWI243333B (en) 2005-11-11

Similar Documents

Publication Publication Date Title
AU2003240975A1 (en) Architecture to support multiple concurrent execution contexts on a processor
AU2003253804A1 (en) Statically speculative compilation and execution
AU2003279711A1 (en) A computer program comprising a plurality of calendars
AU2003254126A1 (en) Pipelined reconfigurable dynamic instruciton set processor
AU2002316088A1 (en) Smm loader and execution mechanism for component software for multiple architectures
AU2003213573A1 (en) Computer system capable of executing a remote operating system
AU2003221972A1 (en) Initialization of a computer system including a secure execution mode-capable processor
AU2003228069A1 (en) A scalar/vector processor
AU2003274977A1 (en) Use of off-motherboard resources in a computer system
AU2003259872A1 (en) Operating system for executing computer software applications
AU2002220225A1 (en) A high performance vliw processor
TW587728U (en) A computer bezel attachment device
AU2003240116A1 (en) Distributed computer
AU2003282365A1 (en) A processor capable of multi-threaded execution of a plurality of instruction-sets
AU2002347350A1 (en) Computer system performance analysis
AU2003274639A1 (en) Index-finger computer mouse
WO2005010749A8 (en) Designing computer programs
AU2003238845A1 (en) A centerplaneless computer system
AU2002254206A1 (en) Pyranocoumarin compounds as a novel pharmacophore with anti-tb activity
AU2003209448A1 (en) Protecting computer software
AU2003211002A1 (en) Distributed execution system
AU2003263491A1 (en) Vliw processor with instruction address modification
AU2003207871A1 (en) Iterative serialisation procedure for structured software objects
AU2003272035A1 (en) Vliw processor with copy register file
AU2002366151A1 (en) Context execution in a pipelined computer processor

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase