AU2003217287A1 - System including power conditioning modules - Google Patents

System including power conditioning modules

Info

Publication number
AU2003217287A1
AU2003217287A1 AU2003217287A AU2003217287A AU2003217287A1 AU 2003217287 A1 AU2003217287 A1 AU 2003217287A1 AU 2003217287 A AU2003217287 A AU 2003217287A AU 2003217287 A AU2003217287 A AU 2003217287A AU 2003217287 A1 AU2003217287 A1 AU 2003217287A1
Authority
AU
Australia
Prior art keywords
system including
including power
power conditioning
conditioning modules
modules
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2003217287A
Other versions
AU2003217287A8 (en
Inventor
Robert C. Chaplinsky
George Carl Everett Jr.
Goodson E. Kenneth
Thomas William Kenny Jr.
John J. Kim
Juan G. Santiago
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cooligy Inc
Original Assignee
Cooligy Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/072,137 external-priority patent/US6606251B1/en
Application filed by Cooligy Inc filed Critical Cooligy Inc
Publication of AU2003217287A8 publication Critical patent/AU2003217287A8/en
Publication of AU2003217287A1 publication Critical patent/AU2003217287A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73257Bump and wire connectors

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Combinations Of Printed Boards (AREA)
  • Power Sources (AREA)
AU2003217287A 2002-02-07 2003-01-31 System including power conditioning modules Abandoned AU2003217287A1 (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US10/072,137 US6606251B1 (en) 2002-02-07 2002-02-07 Power conditioning module
US10/072,137 2002-02-07
US10/114,005 US6678168B2 (en) 2002-02-07 2002-03-27 System including power conditioning modules
US10/114,005 2002-03-27
PCT/US2003/002869 WO2003067630A2 (en) 2002-02-07 2003-01-31 System including power conditioning modules

Publications (2)

Publication Number Publication Date
AU2003217287A8 AU2003217287A8 (en) 2003-09-02
AU2003217287A1 true AU2003217287A1 (en) 2003-09-02

Family

ID=27736811

Family Applications (2)

Application Number Title Priority Date Filing Date
AU2003217286A Abandoned AU2003217286A1 (en) 2002-02-07 2003-01-31 Power conditioning module
AU2003217287A Abandoned AU2003217287A1 (en) 2002-02-07 2003-01-31 System including power conditioning modules

Family Applications Before (1)

Application Number Title Priority Date Filing Date
AU2003217286A Abandoned AU2003217286A1 (en) 2002-02-07 2003-01-31 Power conditioning module

Country Status (3)

Country Link
AU (2) AU2003217286A1 (en)
TW (1) TWI239438B (en)
WO (2) WO2003067630A2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101766835B1 (en) * 2011-05-04 2017-08-09 에스프린팅솔루션 주식회사 Image forming apparatus and method for controlling thereof

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3477781B2 (en) * 1993-03-23 2003-12-10 セイコーエプソン株式会社 IC card

Also Published As

Publication number Publication date
AU2003217287A8 (en) 2003-09-02
TW200302960A (en) 2003-08-16
WO2003067730A2 (en) 2003-08-14
WO2003067730A3 (en) 2004-01-29
TWI239438B (en) 2005-09-11
WO2003067630A2 (en) 2003-08-14
WO2003067630A3 (en) 2003-12-31
AU2003217286A8 (en) 2003-09-02
AU2003217286A1 (en) 2003-09-02

Similar Documents

Publication Publication Date Title
AU2003207791A1 (en) Wind power system
EP2154028B8 (en) Vehicle power supply system
AU2003257641A1 (en) Power supply system
AU2003220520A1 (en) Energy management system
AU2003232890A1 (en) Metal air cell system
AU2003303105A1 (en) Mobile power system
AU2003219157A1 (en) Power generating system
AU2003239376A1 (en) Lamination cooling system
AU2003285565A1 (en) Power management system
AU2003276101A1 (en) Electrochemical system
AU2003257933A1 (en) Power transfer system with reduced component ratings
AU2003206744A1 (en) Power management system
AU2003275073A1 (en) Low temperature geothermal system
AU2003286426A1 (en) Interconnecting power generation system
AU2002331572A1 (en) Maximum power sensor for photovoltaic system
AU2003901730A0 (en) Power management system
AU2002256831A1 (en) Combined desalt-hydroelectric power plant
GB0220800D0 (en) Power amplifier system
AU2002234951A1 (en) Power generating system
AU2003903512A0 (en) Energy system
AU2003282844A1 (en) System for improved power control
AU2002951694A0 (en) Energy performance monitoring system
AU2003228147A1 (en) Module based building system
AU2002249083A1 (en) Power generation system
AU2003217287A1 (en) System including power conditioning modules

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase