AU2001277558A1 - Automatic check for cyclic operating conditions for soi circuit simulation - Google Patents

Automatic check for cyclic operating conditions for soi circuit simulation

Info

Publication number
AU2001277558A1
AU2001277558A1 AU2001277558A AU7755801A AU2001277558A1 AU 2001277558 A1 AU2001277558 A1 AU 2001277558A1 AU 2001277558 A AU2001277558 A AU 2001277558A AU 7755801 A AU7755801 A AU 7755801A AU 2001277558 A1 AU2001277558 A1 AU 2001277558A1
Authority
AU
Australia
Prior art keywords
simulation
circuit simulation
operating conditions
cyclic
automatic check
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001277558A
Inventor
Jurgen Pille
Helmut Schettler
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of AU2001277558A1 publication Critical patent/AU2001277558A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/36—Circuit design at the analogue level
    • G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

An improved hardware circuit simulation method in particular for history-dependent and cyclic operation-sensitive hardware circuits, like SOI-type hardware, checks for correct cyclic boundary conditions by performing a first run of a DC simulation with input voltage conditions belonging to CYCLE START, and by carrying out a second DC simulation with input voltage conditions belonging to CYCLE STOP. After comparing the results, e.g., comparing the node voltages, any mismatches can be determined which serve as a hint to non-compatibility with cyclic operation. Thus, the design is able to be re-designed before being simulated in vain with a great amount of work and computing time. A transient simulation can be appended for automated correction of dynamic errors.
AU2001277558A 2000-08-05 2001-07-28 Automatic check for cyclic operating conditions for soi circuit simulation Abandoned AU2001277558A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP00116934 2000-08-05
EP00116934.1 2000-08-05
PCT/EP2001/008780 WO2002013041A2 (en) 2000-08-05 2001-07-28 Automatic check for cyclic operating conditions for soi circuit simulation

Publications (1)

Publication Number Publication Date
AU2001277558A1 true AU2001277558A1 (en) 2002-02-18

Family

ID=8169458

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001277558A Abandoned AU2001277558A1 (en) 2000-08-05 2001-07-28 Automatic check for cyclic operating conditions for soi circuit simulation

Country Status (8)

Country Link
US (1) US7194399B2 (en)
EP (1) EP1320813B1 (en)
JP (1) JP3906149B2 (en)
AT (1) ATE292824T1 (en)
AU (1) AU2001277558A1 (en)
DE (1) DE60109944T8 (en)
TW (1) TW548596B (en)
WO (1) WO2002013041A2 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2003222112A1 (en) * 2002-03-28 2003-10-13 Celion Networks, Inc. Apparatus and method for aggregation and transportation for plesiosynchronous framing oriented data formats
WO2004021252A1 (en) * 2002-08-27 2004-03-11 Freescale Semiconductor, Inc. Fast simulation of circuitry having soi transistors
US7656905B2 (en) * 2002-12-24 2010-02-02 Samir Sheth Apparatus and method for aggregation and transportation of gigabit ethernet and other packet based data formats
FR2868181B1 (en) * 2004-03-29 2006-05-26 Soisic Sa METHOD FOR SIMULATING A CIRCUIT AT THE STATIONARY STATE
US8856700B1 (en) * 2007-03-17 2014-10-07 Cadence Design Systems, Inc. Methods, systems, and apparatus for reliability synthesis
US8108816B2 (en) * 2009-06-15 2012-01-31 International Business Machines Corporation Device history based delay variation adjustment during static timing analysis
US8141014B2 (en) * 2009-08-10 2012-03-20 International Business Machines Corporation System and method for common history pessimism relief during static timing analysis
JP2011129029A (en) * 2009-12-21 2011-06-30 Elpida Memory Inc Circuit simulation device and transient analysis method
TWI587160B (en) * 2011-04-08 2017-06-11 瑞昱半導體股份有限公司 Leakage detecting method
US20210181250A1 (en) * 2019-12-17 2021-06-17 Bayes Electronics Technology Co., Ltd System and method for identifying design faults or semiconductor modeling errors by analyzing failed transient simulation of an integrated circuit

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4918643A (en) 1988-06-21 1990-04-17 At&T Bell Laboratories Method and apparatus for substantially improving the throughput of circuit simulators
US5555201A (en) * 1990-04-06 1996-09-10 Lsi Logic Corporation Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information
JP2976888B2 (en) * 1996-06-27 1999-11-10 日本電気株式会社 Circuit simulation method
US6442735B1 (en) * 2000-03-15 2002-08-27 International Business Machines Corp. SOI circuit design method

Also Published As

Publication number Publication date
EP1320813B1 (en) 2005-04-06
DE60109944T8 (en) 2006-04-27
DE60109944T2 (en) 2006-02-23
US20020016705A1 (en) 2002-02-07
WO2002013041A2 (en) 2002-02-14
DE60109944D1 (en) 2005-05-12
WO2002013041A3 (en) 2003-02-13
ATE292824T1 (en) 2005-04-15
JP2004506268A (en) 2004-02-26
US7194399B2 (en) 2007-03-20
EP1320813A2 (en) 2003-06-25
JP3906149B2 (en) 2007-04-18
TW548596B (en) 2003-08-21

Similar Documents

Publication Publication Date Title
AU2001277558A1 (en) Automatic check for cyclic operating conditions for soi circuit simulation
CN105187039A (en) CMOS gate voltage bootstrapping switch circuit
CN102799211A (en) Internal clock gating apparatus
Li et al. A waveform independent gate model for accurate timing analysis
CN113726321B (en) Bootstrap switch circuit and analog-to-digital converter
CN108768362B (en) Pure enhancement type MOS tube static power consumption-free power-on reset circuit
WO2010042183A3 (en) Method and apparatus for circuit simulation
Guzman et al. Slew rate in self-biased ring amplifiers
CN104794109A (en) Intelligent answering system for learning machine
CN114374388A (en) Two-step-established bootstrap sampling switch circuit and integrated circuit
CN104050079A (en) Real-time system testing method based on time automata
CN110991062A (en) Method for realizing Verilog-A simulation model of OLED
Wang et al. Behavioral modeling for operational amplifier in sigma-delta modulators with verilog-a
US8332199B1 (en) Graphical user interface for viewing intermediate calculations from a device model
Qingbo et al. Co-simulation of pipeline ADC using simulink and PSpice
Adornes Bridging the gap between design and simulation of MOS circuits: Implementation of the ACM model in Cadence and the associated extraction of parameters
CN116111990A (en) Comparator used in full-bridge rectifier, full-bridge rectifier and electronic equipment
Messaris et al. Equivalent inverter-based characterization tool for nano-scale CMOS digital cells: Non-linear-delay-models evaluation
CN116861701B (en) Reliability simulation method of aging model
Zhang et al. High frequency modeling of power MOSFET
CN110929420B (en) Simulation method and device of CMOS radio frequency switch and communication terminal
WO2010065608A3 (en) Method and apparatus for circuit simulation
WO2010056365A3 (en) Method and apparatus for circuit simulation
CN107976584B (en) Power supply undervoltage spike pulse detection circuit
Tanno et al. Low-voltage, low-distortion and rail-to-rail CMOS sample and hold circuit