AU2001270693A1 - Method and device for frequency synthesis using a phase locked loop - Google Patents

Method and device for frequency synthesis using a phase locked loop

Info

Publication number
AU2001270693A1
AU2001270693A1 AU2001270693A AU7069301A AU2001270693A1 AU 2001270693 A1 AU2001270693 A1 AU 2001270693A1 AU 2001270693 A AU2001270693 A AU 2001270693A AU 7069301 A AU7069301 A AU 7069301A AU 2001270693 A1 AU2001270693 A1 AU 2001270693A1
Authority
AU
Australia
Prior art keywords
locked loop
phase locked
frequency synthesis
operating mode
frequency division
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001270693A
Inventor
Arnaud Burnet
Sebastien Rieubon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent SAS
Original Assignee
Alcatel CIT SA
Alcatel SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel CIT SA, Alcatel SA filed Critical Alcatel CIT SA
Publication of AU2001270693A1 publication Critical patent/AU2001270693A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1972—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for reducing the locking time interval
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Graft Or Block Polymers (AREA)
  • Chemical Vapour Deposition (AREA)
  • Forging (AREA)
  • Testing Electric Properties And Detecting Electric Faults (AREA)

Abstract

A frequency synthesis method using a phase locked loop including a phase comparator. The method includes switching from a fractional frequency division operating mode to an integer frequency division operating mode after a time or time-delay for stabilizing operation of the loop has elapsed. The method is characterized in that it consists of effecting the operating mode switching by masking or eliminating a portion of the pulses of a reference signal (Sref) and a comparison signal (Scomp) before they are applied to inputs of the phase comparator (3).
AU2001270693A 2000-06-30 2001-06-28 Method and device for frequency synthesis using a phase locked loop Abandoned AU2001270693A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR0008491A FR2811166B1 (en) 2000-06-30 2000-06-30 METHOD AND APPARATUS FOR FREQUENCY SYNTHESIS USING A SUSPECTED PHASE LOOP
FR0008491 2000-06-30
PCT/FR2001/002064 WO2002001721A1 (en) 2000-06-30 2001-06-28 Method and device for frequency synthesis using a phase locked loop

Publications (1)

Publication Number Publication Date
AU2001270693A1 true AU2001270693A1 (en) 2002-01-08

Family

ID=8851940

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001270693A Abandoned AU2001270693A1 (en) 2000-06-30 2001-06-28 Method and device for frequency synthesis using a phase locked loop

Country Status (10)

Country Link
US (1) US6680628B2 (en)
EP (1) EP1299951B1 (en)
CN (1) CN1254918C (en)
AT (1) ATE321375T1 (en)
AU (1) AU2001270693A1 (en)
DE (1) DE60118197D1 (en)
ES (1) ES2261435T3 (en)
FR (1) FR2811166B1 (en)
PT (1) PT1299951E (en)
WO (1) WO2002001721A1 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4249769B2 (en) * 2006-08-31 2009-04-08 エルピーダメモリ株式会社 DLL circuit and semiconductor device including the same
US9170007B2 (en) * 2009-10-19 2015-10-27 Jeffrey Allen Erion LED lighting device and system
US9121595B2 (en) 2010-10-18 2015-09-01 Jeffrey Allen Erion LED lighting device and system
CN102006062B (en) * 2010-12-24 2012-07-04 苏州云芯微电子科技有限公司 Phase locked loop with zero phase error

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0840456A3 (en) * 1990-10-22 1999-08-25 NEC Corporation PLL frequency synthesizer capable of changing an output frequency at a high speed
US5420545A (en) * 1993-03-10 1995-05-30 National Semiconductor Corporation Phase lock loop with selectable frequency switching time
JP3033654B2 (en) * 1993-08-23 2000-04-17 日本電気株式会社 PLL frequency synthesizer
JP3327028B2 (en) * 1995-02-14 2002-09-24 松下電器産業株式会社 Frequency synthesizer
JP3319677B2 (en) * 1995-08-08 2002-09-03 三菱電機株式会社 Frequency synthesizer
US6249685B1 (en) * 1998-12-21 2001-06-19 Texas Instruments Incorporated Low power fractional pulse generation in frequency tracking multi-band fractional-N phase lock loop
DE19946200A1 (en) 1999-09-27 2001-05-03 Infineon Technologies Ag Phase locked loop
US6236278B1 (en) * 2000-02-16 2001-05-22 National Semiconductor Corporation Apparatus and method for a fast locking phase locked loop
US6414555B2 (en) * 2000-03-02 2002-07-02 Texas Instruments Incorporated Frequency synthesizer
US6556086B2 (en) * 2001-05-31 2003-04-29 Analog Devices, Inc. Fractional-N synthesizer and method of synchronization of the output phase

Also Published As

Publication number Publication date
WO2002001721A1 (en) 2002-01-03
CN1383613A (en) 2002-12-04
EP1299951A1 (en) 2003-04-09
FR2811166B1 (en) 2005-01-28
DE60118197D1 (en) 2006-05-11
US6680628B2 (en) 2004-01-20
FR2811166A1 (en) 2002-01-04
ATE321375T1 (en) 2006-04-15
ES2261435T3 (en) 2006-11-16
WO2002001721A8 (en) 2002-05-10
CN1254918C (en) 2006-05-03
US20020149430A1 (en) 2002-10-17
EP1299951B1 (en) 2006-03-22
PT1299951E (en) 2006-07-31

Similar Documents

Publication Publication Date Title
EP1139201A3 (en) Clock control circuit and clock control method
MX9706979A (en) Direct digital synthesizer driven pll frequency synthesizer with clean-up pll.
DE69405634D1 (en) Clock generating device and method for a display device
EP0865158A3 (en) Sampling frequency conversion apparatus and fractional frequency dividing apparatus for sampling frequency conversion
CA2139904A1 (en) PLL Synthesizer and Method of Controlling the Same
EP1688820A3 (en) Clock supplying method and information processing apparatus
EP0329418A3 (en) Circuit synchronization system
EP1891737B1 (en) A system and method for reducing transient response in a fractional n phase lock loop
WO2004021572A3 (en) Multiple band local oscillator frequency generation circuit
TW200633392A (en) Sigma-delta based phase lock loop
AU2001270693A1 (en) Method and device for frequency synthesis using a phase locked loop
CA2152179A1 (en) Phase Locked Loop Error Suppression Circuit and Method
AU7566901A (en) Linear dead-band-free digital phase detection
CA2192881A1 (en) PLL Circuit and Noise Reduction Means for PLL Circuit
DE69319851D1 (en) Discrete time signal processing system
EP0915570A3 (en) Sampling PLL for high resolution radar systems
EP0610052A3 (en) Method and apparatus for timing control.
EP1152537A3 (en) Phase control for oscillators
AU6029899A (en) Accumulated phase measurement using open-loop phase estimation
NO901328L (en) PROCEDURE AND APPARATUS FOR AA REVERSE A CLOSED LOAD RATE TO A LUCKLESS LOAD RATE.
TW344168B (en) Frequency synthesizer phase locked loop circuit
JPS57152234A (en) Large-scale integrated circuit for pll tuning
WO1997005501A3 (en) Apparatus for and method of controlling and calibrating the phase of a coherent signal
JPS5592042A (en) Phase lock loop circuit
GB2370168A (en) A power oscillator for driving a discharge lamp