AU2001235280A1 - Method and system for resistance to statistical power analysis - Google Patents

Method and system for resistance to statistical power analysis

Info

Publication number
AU2001235280A1
AU2001235280A1 AU2001235280A AU3528001A AU2001235280A1 AU 2001235280 A1 AU2001235280 A1 AU 2001235280A1 AU 2001235280 A AU2001235280 A AU 2001235280A AU 3528001 A AU3528001 A AU 3528001A AU 2001235280 A1 AU2001235280 A1 AU 2001235280A1
Authority
AU
Australia
Prior art keywords
resistance
power analysis
statistical power
statistical
analysis
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001235280A
Inventor
Stanley T. Chow
Harold J. Johnson
James Zhengchu Xiao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cloakware Corp
Original Assignee
Cloakware Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cloakware Corp filed Critical Cloakware Corp
Publication of AU2001235280A1 publication Critical patent/AU2001235280A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
    • H04L9/0625—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation with splitting of the data block into left and right halves, e.g. Feistel based algorithms, DES, FEAL, IDEA or KASUMI
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/073—Special arrangements for circuits, e.g. for protecting identification code in memory
    • G06K19/07309—Means for preventing undesired reading or writing from or onto record carriers
    • G06K19/07363—Means for preventing undesired reading or writing from or onto record carriers by preventing analysis of the circuit, e.g. dynamic or static power analysis or current analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06Q—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
    • G06Q20/00—Payment architectures, schemes or protocols
    • G06Q20/30—Payment architectures, schemes or protocols characterised by the use of specific devices or networks
    • G06Q20/34—Payment architectures, schemes or protocols characterised by the use of specific devices or networks using cards, e.g. integrated circuit [IC] cards or magnetic cards
    • G06Q20/341—Active cards, i.e. cards including their own processing means, e.g. including an IC or chip
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07F—COIN-FREED OR LIKE APPARATUS
    • G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/0806—Details of the card
    • G07F7/0813—Specific details related to card security
    • G07F7/082—Features insuring the integrity of the data on or in the card
    • G—PHYSICS
    • G07—CHECKING-DEVICES
    • G07F—COIN-FREED OR LIKE APPARATUS
    • G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
    • G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
    • G07F7/10—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means together with a coded signal, e.g. in the form of personal identification information, like personal identification number [PIN] or biometric data
    • G07F7/1008—Active credit-cards provided with means to personalise their use, e.g. with PIN-introduction/comparison system
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/002—Countermeasures against attacks on cryptographic mechanisms
    • H04L9/003—Countermeasures against attacks on cryptographic mechanisms for power analysis, e.g. differential power analysis [DPA] or simple power analysis [SPA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219—Countermeasures against side channel or fault attacks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Signal Processing (AREA)
  • Business, Economics & Management (AREA)
  • General Engineering & Computer Science (AREA)
  • Accounting & Taxation (AREA)
  • Strategic Management (AREA)
  • General Business, Economics & Management (AREA)
  • Storage Device Security (AREA)
  • Complex Calculations (AREA)
AU2001235280A 2000-02-18 2001-02-19 Method and system for resistance to statistical power analysis Abandoned AU2001235280A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CA2298990 2000-02-18
CA002298990A CA2298990A1 (en) 2000-02-18 2000-02-18 Method and system for resistance to power analysis
PCT/CA2001/000200 WO2001061915A2 (en) 2000-02-18 2001-02-19 Method and system for resistance to statistical power analysis

Publications (1)

Publication Number Publication Date
AU2001235280A1 true AU2001235280A1 (en) 2001-08-27

Family

ID=4165351

Family Applications (3)

Application Number Title Priority Date Filing Date
AU2001235281A Abandoned AU2001235281A1 (en) 2000-02-18 2001-02-19 Encoding method and system resistant to power analysis
AU2001235279A Abandoned AU2001235279A1 (en) 2000-02-18 2001-02-19 Method and apparatus for balanced electronic operations
AU2001235280A Abandoned AU2001235280A1 (en) 2000-02-18 2001-02-19 Method and system for resistance to statistical power analysis

Family Applications Before (2)

Application Number Title Priority Date Filing Date
AU2001235281A Abandoned AU2001235281A1 (en) 2000-02-18 2001-02-19 Encoding method and system resistant to power analysis
AU2001235279A Abandoned AU2001235279A1 (en) 2000-02-18 2001-02-19 Method and apparatus for balanced electronic operations

Country Status (5)

Country Link
US (3) US20040025032A1 (en)
EP (3) EP1256202A2 (en)
AU (3) AU2001235281A1 (en)
CA (1) CA2298990A1 (en)
WO (3) WO2001061915A2 (en)

Families Citing this family (74)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7587044B2 (en) 1998-01-02 2009-09-08 Cryptography Research, Inc. Differential power analysis method and apparatus
US6625737B1 (en) * 2000-09-20 2003-09-23 Mips Technologies Inc. System for prediction and control of power consumption in digital system
US7620832B2 (en) * 2000-09-20 2009-11-17 Mips Technologies, Inc. Method and apparatus for masking a microprocessor execution signature
JP2002247025A (en) * 2001-02-22 2002-08-30 Hitachi Ltd Information processor
JP4596686B2 (en) * 2001-06-13 2010-12-08 富士通株式会社 Secure encryption against DPA
DE10129241B4 (en) * 2001-06-18 2008-04-30 Infineon Technologies Ag Multifunctional calculator
DE10202700A1 (en) * 2002-01-24 2003-08-07 Infineon Technologies Ag Device and method for generating a command code
DE10227618B4 (en) 2002-06-20 2007-02-01 Infineon Technologies Ag logic circuit
JP2004126841A (en) * 2002-10-01 2004-04-22 Renesas Technology Corp Method for mounting program
US20060076418A1 (en) * 2002-11-21 2006-04-13 Koninlijke Philips Electronics N.V. Electronic memory component or memory module, and method of operating same
GB2406684B (en) * 2002-12-12 2005-08-24 Advanced Risc Mach Ltd Processing activity masking in a data processing system
KR100528464B1 (en) * 2003-02-06 2005-11-15 삼성전자주식회사 Security system of smart card
US7925893B2 (en) * 2003-05-22 2011-04-12 Panasonic Corporation Copyright protection system, modular exponentiation operation apparatus, and modular exponentiation operation method
JP2005056413A (en) * 2003-08-01 2005-03-03 Stmicroelectronics Sa Protection of multiple identical computations
KR100564599B1 (en) * 2003-12-24 2006-03-29 삼성전자주식회사 Inverse calculation circuit, inverse calculation method, and storage medium encoded with computer-readable computer program code
DE102004018874B4 (en) * 2004-04-19 2009-08-06 Infineon Technologies Ag Method and device for determining a result
DE102004032893B4 (en) * 2004-07-07 2015-02-05 Giesecke & Devrient Gmbh Spying-protected calculation of a masked result value
DE102004032894A1 (en) * 2004-07-07 2006-02-09 Giesecke & Devrient Gmbh Spying-protected calculation of a masked result value
US7920050B2 (en) * 2004-07-29 2011-04-05 Emc Corporation Proxy device for enhanced privacy in an RFID system
FR2874440B1 (en) * 2004-08-17 2008-04-25 Oberthur Card Syst Sa METHOD AND DEVICE FOR PROCESSING DATA
FR2875318A1 (en) * 2004-09-15 2006-03-17 St Microelectronics Sa PROTECTION OF AN ALGORITHM
FR2875657B1 (en) * 2004-09-22 2006-12-15 Trusted Logic Sa METHOD OF SECURING CRYPTOGRAPHIC TREATMENTS THROUGH LURES.
EP1820295B1 (en) * 2004-09-24 2008-07-09 Synaptic Laboratories Limited Substitution boxes
EP1646174A1 (en) * 2004-10-07 2006-04-12 Axalto SA Method and apparatus for generating cryptographic sets of instructions automatically and code generation
KR100855958B1 (en) * 2004-11-24 2008-09-02 삼성전자주식회사 Cryptographic system and method for securing against side channel attacks based on Hamming distance
KR100725169B1 (en) * 2005-01-27 2007-06-04 삼성전자주식회사 Apparatus and method for performing logical operation being secure against differential power analysis
JP4783104B2 (en) * 2005-09-29 2011-09-28 株式会社東芝 Encryption / decryption device
DE602006020010D1 (en) * 2005-12-19 2011-03-24 St Microelectronics Sa Protection of the execution of a DES algorithm
US20070226144A1 (en) * 2006-03-24 2007-09-27 Tp Lab Method and apparatus to record usage of a portable media
US7774616B2 (en) * 2006-06-09 2010-08-10 International Business Machines Corporation Masking a boot sequence by providing a dummy processor
US20070288761A1 (en) * 2006-06-09 2007-12-13 Dale Jason N System and method for booting a multiprocessor device based on selection of encryption keys to be provided to processors
US20070288738A1 (en) * 2006-06-09 2007-12-13 Dale Jason N System and method for selecting a random processor to boot on a multiprocessor system
US20070288740A1 (en) * 2006-06-09 2007-12-13 Dale Jason N System and method for secure boot across a plurality of processors
US20070288739A1 (en) * 2006-06-09 2007-12-13 Dale Jason N System and method for masking a boot sequence by running different code on each processor
US7594104B2 (en) * 2006-06-09 2009-09-22 International Business Machines Corporation System and method for masking a hardware boot sequence
EP1873671B2 (en) * 2006-06-29 2018-08-22 STMicroelectronics International N.V. A method for protecting IC Cards against power analysis attacks
US8997255B2 (en) 2006-07-31 2015-03-31 Inside Secure Verifying data integrity in a data storage device
EP2050000A2 (en) * 2006-08-04 2009-04-22 Yeda Research And Development Co. Ltd. At The Weizmann Institute of Science Method and apparatus for protecting rfid tags from power analysis
US8352752B2 (en) 2006-09-01 2013-01-08 Inside Secure Detecting radiation-based attacks
JP5203594B2 (en) * 2006-11-07 2013-06-05 株式会社東芝 Cryptographic processing circuit and cryptographic processing method
US8752032B2 (en) 2007-02-23 2014-06-10 Irdeto Canada Corporation System and method of interlocking to protect software-mediated program and device behaviours
FR2923305B1 (en) * 2007-11-02 2011-04-29 Inside Contactless METHOD AND DEVICES FOR PROTECTING A MICROCIRCUIT AGAINST ATTACKS TO DISCOVER SECRET DATA
US20100287083A1 (en) * 2007-12-28 2010-11-11 Mastercard International, Inc. Detecting modifications to financial terminals
FR2928060B1 (en) * 2008-02-25 2010-07-30 Groupe Des Ecoles De Telecommunications Get Ecole Nat Superieure Des Telecommunications Enst METHOD FOR TESTING CRYPTOGRAPHIC CIRCUITS, SECURED CRYPTOGRAPHIC CIRCUIT FOR TESTING, AND METHOD FOR WIRING SUCH CIRCUIT.
JP4687775B2 (en) * 2008-11-20 2011-05-25 ソニー株式会社 Cryptographic processing device
FR2941342B1 (en) * 2009-01-20 2011-05-20 Groupe Des Ecoles De Telecommunications Get Ecole Nat Superieure Des Telecommunications Enst CRYPTOGRAPHIC CIRCUIT PROTECTED AGAINST ATTACKS IN OBSERVATION, IN PARTICULAR OF HIGH ORDER.
KR101026439B1 (en) * 2009-07-20 2011-04-07 한국전자통신연구원 The Masking Method for Protecting Power Analysis Attacks in SEED
FR2949925A1 (en) * 2009-09-09 2011-03-11 Proton World Int Nv PROTECTION OF GENERATION OF FIRST NUMBERS AGAINST HIDDEN CHANNEL ATTACKS
US8386800B2 (en) 2009-12-04 2013-02-26 Cryptography Research, Inc. Verifiable, leak-resistant encryption and decryption
US8583944B1 (en) 2010-08-04 2013-11-12 Xilinx, Inc. Method and integrated circuit for secure encryption and decryption
US8525545B1 (en) 2011-08-26 2013-09-03 Lockheed Martin Corporation Power isolation during sensitive operations
US8624624B1 (en) 2011-08-26 2014-01-07 Lockheed Martin Corporation Power isolation during sensitive operations
US8958550B2 (en) * 2011-09-13 2015-02-17 Combined Conditional Access Development & Support. LLC (CCAD) Encryption operation with real data rounds, dummy data rounds, and delay periods
WO2013080976A1 (en) * 2011-11-28 2013-06-06 日本電気株式会社 Encryption process circuit, decryption process circuit, methods thereof, and programs thereof
CN102710413A (en) * 2012-04-25 2012-10-03 杭州晟元芯片技术有限公司 System and method with function of DPA/SPA (Differential Power Analysis/Simple Power Analysis) attack prevention
CN103384197B (en) * 2012-05-03 2016-08-31 国家电网公司 A kind of defence circuit, chip and method to grouping algorithm Attacks
JP6429785B2 (en) * 2012-11-07 2018-11-28 コーニンクレッカ フィリップス エヌ ヴェＫｏｎｉｎｋｌｉｊｋｅ Ｐｈｉｌｉｐｓ Ｎ．Ｖ． Compiler without operators
EP2885875A1 (en) * 2013-02-27 2015-06-24 Morpho Method for encoding data on a chip card by means of constant-weight codes
US9755822B2 (en) * 2013-06-19 2017-09-05 Cryptography Research, Inc. Countermeasure to power analysis attacks through time-varying impedance of power delivery networks
DE102014001647A1 (en) * 2014-02-06 2015-08-06 Infineon Technologies Ag Operation based on two operands
CN103929301A (en) * 2014-05-07 2014-07-16 中国科学院微电子研究所 Random number generation method and device and power device
TWI712915B (en) * 2014-06-12 2020-12-11 美商密碼研究公司 Methods of executing a cryptographic operation, and computer-readable non-transitory storage medium
US10700849B2 (en) * 2015-07-30 2020-06-30 Nxp B.V. Balanced encoding of intermediate values within a white-box implementation
EP3220306B1 (en) * 2016-02-22 2018-11-07 Eshard Method of testing the resistance of a circuit to a side channel analysis
EP3258639A1 (en) * 2016-06-14 2017-12-20 Gemalto Sa Cryptography apparatus protected against side-channel attack using constant hamming weight substitution-box
US10255462B2 (en) 2016-06-17 2019-04-09 Arm Limited Apparatus and method for obfuscating power consumption of a processor
US10771235B2 (en) * 2016-09-01 2020-09-08 Cryptography Research Inc. Protecting block cipher computation operations from external monitoring attacks
US10223528B2 (en) * 2016-09-27 2019-03-05 Intel Corporation Technologies for deterministic code flow integrity protection
US10256973B2 (en) * 2016-09-30 2019-04-09 Intel Corporation Linear masking circuits for side-channel immunization of advanced encryption standard hardware
CN108063662A (en) * 2016-11-09 2018-05-22 国民技术股份有限公司 A kind of system and method for anti-template attack
KR20200041771A (en) * 2018-10-12 2020-04-22 삼성전자주식회사 Method of designing memory system considering power characteristic, method of manufacturting memory system, and computing system for designing memory system
US11303462B2 (en) 2018-11-19 2022-04-12 Arizona Board Of Regents On Behalf Of Northern Arizona University Unequally powered cryptography using physical unclonable functions
CN110610106B (en) * 2019-08-05 2022-11-22 宁波大学 Three-input confusion operation circuit based on DCVS (data communication and voltage switching) logic
CN113438067B (en) * 2021-05-30 2022-08-26 衡阳师范学院 Side channel attack method for compressed key guessing space

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2776445A1 (en) * 1998-03-17 1999-09-24 Schlumberger Ind Sa Cryptographic algorithm security technique
EP1090480B1 (en) * 1998-06-03 2019-01-09 Cryptography Research, Inc. Improved des and other cryptographic processes with leak minimization for smartcards and other cryptosystems
ATE548819T1 (en) * 1998-06-03 2012-03-15 Cryptography Res Inc SYMMETRIC CRYPTOGRAPHIC COMPUTING METHOD AND DEVICE FOR MINIMIZING LOSS IN CHIP CARDS AND OTHER ENCRYPTION SYSTEMS
JP3600454B2 (en) * 1998-08-20 2004-12-15 株式会社東芝 Encryption / decryption device, encryption / decryption method, and program storage medium therefor
ES2270628T3 (en) * 1998-12-30 2007-04-01 Nokia Corporation METHOD AND DEVICE FOR PROCESSING CRYPTOGRAPHY DATA.
NL1011544C1 (en) * 1998-12-30 2000-07-03 Koninkl Kpn Nv Encryption system for digital data, uses secondary key to mask primary key, is more difficult to decrypt by Brute Force Attack than data encrypted with conventional single key

Also Published As

Publication number Publication date
WO2001061914A2 (en) 2001-08-23
US20040025032A1 (en) 2004-02-05
EP1256201A2 (en) 2002-11-13
AU2001235279A1 (en) 2001-08-27
US20040078588A1 (en) 2004-04-22
EP1256203A2 (en) 2002-11-13
WO2001061914A3 (en) 2002-08-01
WO2001061915A2 (en) 2001-08-23
WO2001061915A3 (en) 2001-12-27
EP1256202A2 (en) 2002-11-13
WO2001061916A3 (en) 2002-03-28
WO2001061916A2 (en) 2001-08-23
US20040030905A1 (en) 2004-02-12
CA2298990A1 (en) 2001-08-18
AU2001235281A1 (en) 2001-08-27

Similar Documents

Publication Publication Date Title
AU2001235280A1 (en) Method and system for resistance to statistical power analysis
AU2001275422A1 (en) Method and system for text analysis
AU2002213428A1 (en) System and method for energy usage curtailment
AU2001244625A1 (en) Cell culturing method and device
AU4669601A (en) Measurement system and method
AU2002228759A1 (en) Method and apparatus for query and analysis
AU2002254280A1 (en) Adjustable scalable rack power system and method
AU2002213511A1 (en) System and method for performing content experience management
AU2001245811A1 (en) Database system and method
AU2002214667A1 (en) System and method for rapid telepositioning
AU2001247949A1 (en) Method and apparatus for research management
AUPR701701A0 (en) Document analysis system and method
AU2001287025A1 (en) System and method for power generation
AU2002211696A1 (en) Specimen collection device and method
AU2002241679A1 (en) Distribution system and method
AU2001249151A1 (en) System and method for simulating cellular biochemical pathways
AU2001232981A1 (en) System and method for bookmark management and analysis
AU2003295436A1 (en) Method and system for providing power to circuit breakers
AU2003903489A0 (en) Superconductor current limiting system and method
AU2002360520A1 (en) Power reduction measurement system and method
AU2308900A (en) Analysis method
AU2001294886A1 (en) System and method for energy usage curtailment
AU2001266035A1 (en) Method and device for performing analyses in parallel
AU2003202387A1 (en) Lottery method and system
AU2003277122A1 (en) Method and system for random sampling