ATE535019T1 - METHOD FOR PRODUCING A WAFER ARRANGEMENT WITH VIAS INSULATED BY PN JUNCTION - Google Patents

METHOD FOR PRODUCING A WAFER ARRANGEMENT WITH VIAS INSULATED BY PN JUNCTION

Info

Publication number
ATE535019T1
ATE535019T1 AT06736371T AT06736371T ATE535019T1 AT E535019 T1 ATE535019 T1 AT E535019T1 AT 06736371 T AT06736371 T AT 06736371T AT 06736371 T AT06736371 T AT 06736371T AT E535019 T1 ATE535019 T1 AT E535019T1
Authority
AT
Austria
Prior art keywords
junction
silicon substrate
isolated
vias
producing
Prior art date
Application number
AT06736371T
Other languages
German (de)
Inventor
Leslie Wilner
Original Assignee
Meggitt San Juan Capistrano Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Meggitt San Juan Capistrano Inc filed Critical Meggitt San Juan Capistrano Inc
Application granted granted Critical
Publication of ATE535019T1 publication Critical patent/ATE535019T1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/043—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
    • H01L23/045—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body the other leads having an insulating passage through the base
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12036—PN diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Weting (AREA)
  • Bipolar Transistors (AREA)

Abstract

A process for forming a junction-isolated, electrically conductive via in a silicon substrate and a conductive apparatus to carry electrical signal from one side of a silicon wafer to the other side are provided. The conductive via is junction-isolated from the bulk of the silicon substrate by diffusing the via with a dopant that is different than the material of the silicon substrate. Several of the junction-isolated vias can be formed in a silicon substrate and the silicon wafer coupled to a second silicon substrate comprised of a device that requires electrical connection. This process for forming junction-isolated, conductive vias is simpler than methods of forming metallized vias, especially for electrical devices more tolerant of both resistance and capacitance.
AT06736371T 2005-03-02 2006-02-27 METHOD FOR PRODUCING A WAFER ARRANGEMENT WITH VIAS INSULATED BY PN JUNCTION ATE535019T1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/070,830 US7276794B2 (en) 2005-03-02 2005-03-02 Junction-isolated vias
PCT/US2006/007032 WO2006093938A2 (en) 2005-03-02 2006-02-27 Junction-isolated vias

Publications (1)

Publication Number Publication Date
ATE535019T1 true ATE535019T1 (en) 2011-12-15

Family

ID=36941726

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06736371T ATE535019T1 (en) 2005-03-02 2006-02-27 METHOD FOR PRODUCING A WAFER ARRANGEMENT WITH VIAS INSULATED BY PN JUNCTION

Country Status (8)

Country Link
US (1) US7276794B2 (en)
EP (2) EP1856727B1 (en)
JP (1) JP2008532319A (en)
KR (1) KR20080003795A (en)
CN (1) CN101171674B (en)
AT (1) ATE535019T1 (en)
TW (1) TW200710995A (en)
WO (1) WO2006093938A2 (en)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BRPI0709606B8 (en) 2006-03-16 2021-05-25 Tris Pharma Inc orally administrable liquid suspension with modified release characteristics
US20080086603A1 (en) * 2006-10-05 2008-04-10 Vesa Lahtinen Memory management method and system
US7477535B2 (en) * 2006-10-05 2009-01-13 Nokia Corporation 3D chip arrangement including memory manager
US20090000377A1 (en) * 2007-06-29 2009-01-01 Shipps J Clay Brain impact measurement system
US8421148B2 (en) 2007-09-14 2013-04-16 Cree, Inc. Grid-UMOSFET with electric field shielding of gate oxide
US8084813B2 (en) * 2007-12-03 2011-12-27 Cree, Inc. Short gate high power MOSFET and method of manufacture
WO2009120900A2 (en) * 2008-03-26 2009-10-01 Endevco Corporation Interconnection system on a plane adjacent to a solid-state device structure
US20120126351A1 (en) * 2008-03-26 2012-05-24 Leslie Bruce Wilner Interconnection system on a plane adjacent to a solid-state device structure
JP5308145B2 (en) 2008-12-19 2013-10-09 ルネサスエレクトロニクス株式会社 Semiconductor device
US8343806B2 (en) 2009-03-05 2013-01-01 Raytheon Company Hermetic packaging of integrated circuit components
WO2011100068A2 (en) * 2010-02-12 2011-08-18 Eigenlight Corporation Hermetic package with leaded feedthroughs for in-line fiber optic devices and method of making
US8318580B2 (en) 2010-04-29 2012-11-27 Omnivision Technologies, Inc. Isolating wire bonding in integrated electrical components
US8748946B2 (en) 2010-04-29 2014-06-10 Omnivision Technologies, Inc. Isolated wire bond in integrated electrical components
US9673081B2 (en) * 2012-05-25 2017-06-06 Newport Fab, Llc Isolated through silicon via and isolated deep silicon via having total or partial isolation
DE102013222733A1 (en) * 2013-11-08 2015-05-13 Robert Bosch Gmbh Micromechanical sensor device
US11590228B1 (en) 2015-09-08 2023-02-28 Tris Pharma, Inc Extended release amphetamine compositions
CN107195591A (en) * 2017-06-21 2017-09-22 杭州致善微电子科技有限公司 A kind of spacer medium plate and its process
US11590081B1 (en) 2017-09-24 2023-02-28 Tris Pharma, Inc Extended release amphetamine tablets
US11342469B2 (en) * 2018-07-09 2022-05-24 Macom Technology Solutions Holdings, Inc. Vertical etch heterolithic integrated circuit devices
KR102442256B1 (en) * 2020-11-05 2022-09-08 성균관대학교산학협력단 Method of manufacturing void-free through silicon via electrode
JP2023137581A (en) * 2022-03-18 2023-09-29 キオクシア株式会社 Semiconductor device and manufacturing method thereof

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3343256A (en) * 1964-12-28 1967-09-26 Ibm Methods of making thru-connections in semiconductor wafers
US3577037A (en) * 1968-07-05 1971-05-04 Ibm Diffused electrical connector apparatus and method of making same
JPS5267271A (en) * 1975-12-01 1977-06-03 Fujitsu Ltd Formation of through-hole onto semiconductor substrate
US4257057A (en) 1979-05-07 1981-03-17 Rockwell International Corporation Self-multiplexed monolithic intrinsic infrared detector
US5034091A (en) 1990-04-27 1991-07-23 Hughes Aircraft Company Method of forming an electrical via structure
US5318666A (en) 1993-04-19 1994-06-07 Texas Instruments Incorporated Method for via formation and type conversion in group II and group VI materials
US5386142A (en) * 1993-05-07 1995-01-31 Kulite Semiconductor Products, Inc. Semiconductor structures having environmentally isolated elements and method for making the same
US5468652A (en) * 1993-07-14 1995-11-21 Sandia Corporation Method of making a back contacted solar cell
US5973396A (en) * 1996-02-16 1999-10-26 Micron Technology, Inc. Surface mount IC using silicon vias in an area array format or same size as die array
US5996221A (en) 1996-12-12 1999-12-07 Lucent Technologies Inc. Method for thermocompression bonding structures
US5904566A (en) 1997-06-09 1999-05-18 Taiwan Semiconductor Manufacturing Company, Ltd. Reactive ion etch method for forming vias through nitrogenated silicon oxide layers
US6228675B1 (en) * 1999-07-23 2001-05-08 Agilent Technologies, Inc. Microcap wafer-level package with vias
US6770558B2 (en) 2002-02-25 2004-08-03 International Business Machines Corporation Selective filling of electrically conductive vias for three dimensional device structures
EP1351288B1 (en) * 2002-04-05 2015-10-28 STMicroelectronics Srl Process for manufacturing an insulated interconnection through a body of semiconductor material and corresponding semiconductor device
US6933237B2 (en) * 2002-06-21 2005-08-23 Hewlett-Packard Development Company, L.P. Substrate etch method and device
US6800930B2 (en) 2002-07-31 2004-10-05 Micron Technology, Inc. Semiconductor dice having back side redistribution layer accessed using through-silicon vias, and assemblies
SG111972A1 (en) * 2002-10-17 2005-06-29 Agency Science Tech & Res Wafer-level package for micro-electro-mechanical systems
US7880305B2 (en) 2002-11-07 2011-02-01 International Business Machines Corporation Technology for fabrication of packaging interface substrate wafers with fully metallized vias through the substrate wafer
US6836020B2 (en) * 2003-01-22 2004-12-28 The Board Of Trustees Of The Leland Stanford Junior University Electrical through wafer interconnects
US20040166662A1 (en) * 2003-02-21 2004-08-26 Aptos Corporation MEMS wafer level chip scale package
US7170001B2 (en) * 2003-06-26 2007-01-30 Advent Solar, Inc. Fabrication of back-contacted silicon solar cells using thermomigration to create conductive vias

Also Published As

Publication number Publication date
KR20080003795A (en) 2008-01-08
WO2006093938A3 (en) 2007-11-08
US20060199365A1 (en) 2006-09-07
CN101171674B (en) 2012-12-26
JP2008532319A (en) 2008-08-14
EP1856727A4 (en) 2010-11-17
EP1856727A2 (en) 2007-11-21
EP2426710A3 (en) 2012-06-06
CN101171674A (en) 2008-04-30
US7276794B2 (en) 2007-10-02
WO2006093938A2 (en) 2006-09-08
TW200710995A (en) 2007-03-16
EP1856727B1 (en) 2011-11-23
EP2426710A2 (en) 2012-03-07

Similar Documents

Publication Publication Date Title
ATE535019T1 (en) METHOD FOR PRODUCING A WAFER ARRANGEMENT WITH VIAS INSULATED BY PN JUNCTION
ATE250806T1 (en) METHOD FOR THE VERTICAL INTEGRATION OF ELECTRICAL COMPONENTS USING BACK SIDE CONTACTING
ATE439683T1 (en) CIRCUIT ARRANGEMENT WITH CONNECTION DEVICE AND PRODUCTION METHOD THEREOF
SG157351A1 (en) Hybrid conductive vias including small dimension active surface ends and larger dimension back side ends, semiconductor devices including the same, and associated methods
TWI260056B (en) Module structure having an embedded chip
EP2259307A3 (en) Electronic device, conductive compositon, metal filling apparatus, and electronic decive manufacturing method
EP2876680A3 (en) Electronic device incorporating a randomized interconnection layer
WO2015095836A3 (en) Scalable fabrication techniques and circuit packaging devices
ATE519230T1 (en) METHOD FOR PRODUCING ELECTRICALLY CONNECTED OPTOELECTRIC SEMICONDUCTOR DEVICES
TW200629490A (en) Semiconductor device, method of manufacturing the same, capacitor structure, and method of manufacturing the same
ATE511703T1 (en) PRODUCTION PROCESS FOR THROUGH CONTACTS
GB2462845B (en) Organic electronic devices and methods of making the same using solution processing techniques
EP2423948A3 (en) Lateral connection for a via-less thin film resistor and method of forming the same
WO2008079077A3 (en) Nanoelectronic structure and method of producing such
TW200740317A (en) Electronic substrate manufacturing method, semiconductor device manufacturing method, and electronic equipment manufacturing method
SE0004095L (en) Inductor structure of integrated circuit and non-destructive measurement of etching depth
TW200631059A (en) Semiconducor device and manufacturing method thereof
SG162682A1 (en) Manufacturing method for semiconductor devices
TW200943415A (en) Semiconductor device
TW200608036A (en) Pretreatment method, pretreatment device, method and device for electric inspection of conductor pattern, inspected printed circuit board and semiconductor device
WO2009020240A3 (en) Semiconductor device and method for manufacturing the same
EP2517238A4 (en) Method of vertically mounting an integrated circuit
ATE423182T1 (en) ANISOTROPIC ELECTROCONDUCTIVE ADHESIVE FILM, METHOD FOR THE PRODUCTION THEREOF AND SEMICONDUCTOR DEVICES
MX2007003615A (en) Integrated circuit and method for manufacturing.
GB2466163A (en) Semiconductor structure comprising an electrically conductive feature and method of forming a semiconductor structure