ATE478382T1 - Parallele verarbeitung von auf rahmen basierenden datentransfers - Google Patents

Parallele verarbeitung von auf rahmen basierenden datentransfers

Info

Publication number
ATE478382T1
ATE478382T1 AT06788926T AT06788926T ATE478382T1 AT E478382 T1 ATE478382 T1 AT E478382T1 AT 06788926 T AT06788926 T AT 06788926T AT 06788926 T AT06788926 T AT 06788926T AT E478382 T1 ATE478382 T1 AT E478382T1
Authority
AT
Austria
Prior art keywords
frame
receive
dma
stores
task context
Prior art date
Application number
AT06788926T
Other languages
English (en)
Inventor
Victor Lau
Pak-Lung Seto
Suresh Chemudupati
Naichih Chang
William Halleck
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of ATE478382T1 publication Critical patent/ATE478382T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/901—Buffering arrangements using storage descriptor, e.g. read or write pointers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)
AT06788926T 2005-09-16 2006-07-27 Parallele verarbeitung von auf rahmen basierenden datentransfers ATE478382T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/229,100 US7506080B2 (en) 2005-09-16 2005-09-16 Parallel processing of frame based data transfers
PCT/US2006/029627 WO2007040766A1 (en) 2005-09-16 2006-07-27 Parallel processing of frame based data transfers

Publications (1)

Publication Number Publication Date
ATE478382T1 true ATE478382T1 (de) 2010-09-15

Family

ID=37106283

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06788926T ATE478382T1 (de) 2005-09-16 2006-07-27 Parallele verarbeitung von auf rahmen basierenden datentransfers

Country Status (7)

Country Link
US (1) US7506080B2 (de)
EP (1) EP1934760B1 (de)
CN (1) CN101263464B (de)
AT (1) ATE478382T1 (de)
DE (1) DE602006016308D1 (de)
TW (1) TWI326415B (de)
WO (1) WO2007040766A1 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7970953B2 (en) * 2005-06-30 2011-06-28 Intel Corporation Serial ATA port addressing
US8135869B2 (en) * 2005-06-30 2012-03-13 Intel Corporation Task scheduling to devices with same connection address
US7805543B2 (en) * 2005-06-30 2010-09-28 Intel Corporation Hardware oriented host-side native command queuing tag management
US7747788B2 (en) * 2005-06-30 2010-06-29 Intel Corporation Hardware oriented target-side native command queuing tag management
US7676604B2 (en) * 2005-11-22 2010-03-09 Intel Corporation Task context direct indexing in a protocol engine
US7809068B2 (en) * 2005-12-28 2010-10-05 Intel Corporation Integrated circuit capable of independently operating a plurality of communication channels
CN201114637Y (zh) * 2007-09-14 2008-09-10 中兴通讯股份有限公司 网络信息表更新序号处理装置及移动终端
US8271811B2 (en) * 2009-11-05 2012-09-18 Lsi Corporation Methods and apparatus for load-based power management of PHY logic circuits of a SAS device based upon a current workload
CN103514126B (zh) * 2012-06-26 2016-07-20 京信通信系统（广州）有限公司 一种数据的接收方法、系统以及装置
US10019405B2 (en) * 2015-06-19 2018-07-10 Microsemi Solutions (U.S.), Inc. Apparatus and method for transmitting serial ATA information
CN106933497B (zh) * 2015-12-31 2020-02-21 华为技术有限公司 一种基于sas的管理调度装置、系统及方法
US11347667B2 (en) * 2018-01-10 2022-05-31 Qualcomm Incorporated Bus controller and related methods
CN114416247A (zh) * 2021-12-31 2022-04-29 北京五八信息技术有限公司 一种数据处理方法、装置、电子设备及存储介质

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6034963A (en) * 1996-10-31 2000-03-07 Iready Corporation Multiple network protocol encoder/decoder and data processor
US6961314B1 (en) * 1998-10-30 2005-11-01 Broadcom Corporation Burst receiver for cable modem system
US6788704B1 (en) * 1999-08-05 2004-09-07 Intel Corporation Network adapter with TCP windowing support
US7543085B2 (en) 2002-11-20 2009-06-02 Intel Corporation Integrated circuit having multiple modes of operation
US7664909B2 (en) 2003-04-18 2010-02-16 Nextio, Inc. Method and apparatus for a shared I/O serial ATA controller
US7200695B2 (en) 2003-09-15 2007-04-03 Intel Corporation Method, system, and program for processing packets utilizing descriptors
US6996070B2 (en) 2003-12-05 2006-02-07 Alacritech, Inc. TCP/IP offload device with reduced sequential processing
US7363395B2 (en) 2003-12-31 2008-04-22 Intel Corporation Intermediate device capable of communicating using different communication protocols
US7826457B2 (en) * 2004-05-11 2010-11-02 Broadcom Corp. Method and system for handling out-of-order segments in a wireless system via direct data placement
US20070014246A1 (en) * 2005-07-18 2007-01-18 Eliezer Aloni Method and system for transparent TCP offload with per flow estimation of a far end transmit window

Also Published As

Publication number Publication date
US7506080B2 (en) 2009-03-17
EP1934760A1 (de) 2008-06-25
TWI326415B (en) 2010-06-21
CN101263464B (zh) 2011-06-15
US20070067504A1 (en) 2007-03-22
CN101263464A (zh) 2008-09-10
WO2007040766A1 (en) 2007-04-12
TW200712896A (en) 2007-04-01
EP1934760B1 (de) 2010-08-18
DE602006016308D1 (de) 2010-09-30

Similar Documents

Publication Publication Date Title
ATE478382T1 (de) Parallele verarbeitung von auf rahmen basierenden datentransfers
TW200739353A (en) Method and system for providing indeterminate read data latency in a memory system
DE602006015470D1 (de) Dma-deskriptoren-warteschlangen-lese-und-cache-schreib-zeigeranordnung
BRPI0407112A (pt) Módulo de interface para uso em um sistema de controle de processo, sistema de controle de processo, e, método de troca de informações de controle de processo
TW200610341A (en) Network interface with security association data prefetch for high speed offloaded security processing
BRPI0913211A2 (pt) dispositivo de navegação e método
TW200705200A (en) Data transfer control device, image processing device, and data transfer control method
BR112012015207A2 (pt) "aparelho, método e sistema de determinação de resposta."
ATE431676T1 (de) Videopuffer mit verbessertem voralarm
TW200519731A (en) Method, system, and program for constructing a packet
TW200746841A (en) Direct macroblock mode techniques for high performance hardware motion compensation
JP2007188446A5 (de)
ATE552701T1 (de) Video-mehrfachbetrachtungsvorrichtung
BRPI0418521A (pt) método e sistema para transferir dados e informação sobre informação de recurso de dados associada, programa de computação com instruções operáveis, dispositivos para transferir informação e para receber dados, e, protocolo de descrição de sessão para ser usado em um sistema para transferir dados
DE60211907D1 (de) Erfassung von datenattributen eines vordefinierten typs vom benutzer
ATE364290T1 (de) Sortierung von adressen in einem domainnamenserver
ITMI20061731A1 (it) Memoria a tampone di ingresso di dispositivo di memoria dispostivo di memoria correlato unita'di controllo e sistema
EP1505491A3 (de) Sequenzierungsgerät mit befehlenzwischenspeichern
ATE534081T1 (de) Peripher gelieferte adressierung in einem einfachen dma
DE602006012265D1 (de) Datenübertragungsverfahren und Pufferspeicher
Mustafa et al. The impact of coronavirus on the tourism sector with special reference to Malaysia
JP2013529821A5 (de)
DE602005023209D1 (de) Speicher-voll-pipeline
TW200617745A (en) Method and apparatus for providing an alternate route to system memory
Schlomann et al. Visualizing the response of a gut bacterial population to antibiotic perturbations

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties