ATE429015T1 - Power-down-verarbeitungs-inseln - Google Patents
Power-down-verarbeitungs-inselnInfo
- Publication number
- ATE429015T1 ATE429015T1 AT04778016T AT04778016T ATE429015T1 AT E429015 T1 ATE429015 T1 AT E429015T1 AT 04778016 T AT04778016 T AT 04778016T AT 04778016 T AT04778016 T AT 04778016T AT E429015 T1 ATE429015 T1 AT E429015T1
- Authority
- AT
- Austria
- Prior art keywords
- island
- processing
- data
- specified voltage
- output
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/143—Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels ; Switching between alternative supplies
- G11C5/144—Detection of predetermined disconnection or reduction of power supply, e.g. power down or power standby
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/22—Control and timing of internal memory operations
- G11C2207/2227—Standby or low power modes
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Semiconductor Integrated Circuits (AREA)
- Dram (AREA)
- Read Only Memory (AREA)
- Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
- Disintegrating Or Milling (AREA)
- Crushing And Grinding (AREA)
- Power Sources (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/604,328 US7107469B2 (en) | 2003-07-11 | 2003-07-11 | Power down processing islands |
PCT/US2004/022267 WO2005008732A2 (en) | 2003-07-11 | 2004-07-09 | Power down processing islands |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE429015T1 true ATE429015T1 (de) | 2009-05-15 |
Family
ID=34079551
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT04778016T ATE429015T1 (de) | 2003-07-11 | 2004-07-09 | Power-down-verarbeitungs-inseln |
Country Status (8)
Country | Link |
---|---|
US (1) | US7107469B2 (de) |
EP (1) | EP1644964B1 (de) |
JP (1) | JP2007531073A (de) |
KR (1) | KR100772750B1 (de) |
CN (1) | CN100545948C (de) |
AT (1) | ATE429015T1 (de) |
DE (1) | DE602004020620D1 (de) |
WO (1) | WO2005008732A2 (de) |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69324445T2 (de) * | 1992-11-27 | 1999-09-30 | Denso Corp | Tragbares elektronisches Gerät |
JP3645593B2 (ja) | 1994-09-09 | 2005-05-11 | 株式会社ルネサステクノロジ | 半導体集積回路装置 |
TW324101B (en) * | 1995-12-21 | 1998-01-01 | Hitachi Ltd | Semiconductor integrated circuit and its working method |
JPH10187300A (ja) * | 1996-12-20 | 1998-07-14 | Sony Corp | 電源制御回路および電源制御方法 |
JP2000330674A (ja) * | 1999-05-19 | 2000-11-30 | Nec Corp | 消費電力低減回路および消費電力低減方法 |
JP3549471B2 (ja) * | 2000-08-08 | 2004-08-04 | 株式会社デジタル | 電子回路ブロック |
US6577535B2 (en) * | 2001-02-16 | 2003-06-10 | Sandisk Corporation | Method and system for distributed power generation in multi-chip memory systems |
-
2003
- 2003-07-11 US US10/604,328 patent/US7107469B2/en not_active Expired - Fee Related
-
2004
- 2004-07-09 CN CNB2004800193009A patent/CN100545948C/zh not_active Expired - Fee Related
- 2004-07-09 EP EP04778016A patent/EP1644964B1/de not_active Not-in-force
- 2004-07-09 JP JP2006518964A patent/JP2007531073A/ja active Pending
- 2004-07-09 KR KR1020067000021A patent/KR100772750B1/ko not_active IP Right Cessation
- 2004-07-09 WO PCT/US2004/022267 patent/WO2005008732A2/en active Application Filing
- 2004-07-09 DE DE602004020620T patent/DE602004020620D1/de active Active
- 2004-07-09 AT AT04778016T patent/ATE429015T1/de not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
DE602004020620D1 (de) | 2009-05-28 |
WO2005008732A2 (en) | 2005-01-27 |
US20050041448A1 (en) | 2005-02-24 |
CN100545948C (zh) | 2009-09-30 |
CN101065806A (zh) | 2007-10-31 |
US7107469B2 (en) | 2006-09-12 |
WO2005008732A3 (en) | 2007-07-05 |
EP1644964B1 (de) | 2009-04-15 |
EP1644964A2 (de) | 2006-04-12 |
KR20060030889A (ko) | 2006-04-11 |
JP2007531073A (ja) | 2007-11-01 |
EP1644964A4 (de) | 2008-07-30 |
KR100772750B1 (ko) | 2007-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200634946A (en) | Device and method for fabricating double-sided SOI wafer scale package with through via connections | |
SG140457A1 (en) | Apparatus and method for manufacturing a semiconductor wafer with reduced delamination and peeling | |
TW200739816A (en) | Method of transferring a laminate and method of manufacturing a semiconductor device | |
TW200501393A (en) | Method for forming structures in finfet devices | |
TW200802628A (en) | Semiconductor structure and fabrications thereof | |
WO2002095999A3 (en) | Method and apparatus for frame-based protocol processing | |
TW200721323A (en) | Method for fabricating a gate dielectric of a field effect transistor | |
TW200620578A (en) | Manufacturing method of chip integrated substrate | |
EP1148535A3 (de) | Verfahren und Vorrichtung zum Trockenätzen, und Herstellungsverfahren für Halbleiteranordnung | |
TWI255802B (en) | Manufacturing method and manufacturing device of display device | |
WO2007047637A3 (en) | Improved audio synchronizer control and communications method and apparatus | |
HK1074545A1 (en) | Distributed router application serialisation | |
SG144899A1 (en) | A method for improved fabrication of a semiconductor using a stress proximity technique process | |
EP1237160A3 (de) | Leseverstärkersteuerschaltung für Halbleiterspeicheranordnung | |
DE602006013159D1 (de) | Verringerung von anziehungskräften zwischen siliziumscheiben | |
TW200504934A (en) | Semiconductor integrated circuit device | |
TW200707642A (en) | Semiconductor device and method for fabricating the same | |
ATE429015T1 (de) | Power-down-verarbeitungs-inseln | |
TWI266390B (en) | Semiconductor device | |
TW200509230A (en) | Method of forming gate oxide layer in semiconductor device | |
AU2003240387A1 (en) | Method for processing electrical parts, particularly for processing semiconductor chips and electrical components, and device for carrying out said method | |
WO2006052992A3 (en) | High speed and low power scram macro architecture and method | |
EP1432284A3 (de) | Verfahren zur Optimierung des Energieverbrauchs in einem Hörgerät und ein Hörgerät | |
TW200509125A (en) | Semiconductor device and method for inputting/outputting data simultaneously through single pad | |
TW200616178A (en) | Method for wafer level stack die placement |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |