ATE410733T1 - Datum-pufferspeichersystem - Google Patents

Datum-pufferspeichersystem

Info

Publication number
ATE410733T1
ATE410733T1 AT04014035T AT04014035T ATE410733T1 AT E410733 T1 ATE410733 T1 AT E410733T1 AT 04014035 T AT04014035 T AT 04014035T AT 04014035 T AT04014035 T AT 04014035T AT E410733 T1 ATE410733 T1 AT E410733T1
Authority
AT
Austria
Prior art keywords
storage system
buffer storage
date buffer
memory
data
Prior art date
Application number
AT04014035T
Other languages
English (en)
Inventor
Konstantin Godin
Moshe Anschel
Yacov Efrat
Yariv Mischlovsky
Liat Moscovithz
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Application granted granted Critical
Publication of ATE410733T1 publication Critical patent/ATE410733T1/de

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877Cache access modes
    • G06F12/0879Burst mode
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Communication Control (AREA)
  • Image Input (AREA)
AT04014035T 2004-06-16 2004-06-16 Datum-pufferspeichersystem ATE410733T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP04014035A EP1607869B1 (de) 2004-06-16 2004-06-16 Datum-Pufferspeichersystem

Publications (1)

Publication Number Publication Date
ATE410733T1 true ATE410733T1 (de) 2008-10-15

Family

ID=34925366

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04014035T ATE410733T1 (de) 2004-06-16 2004-06-16 Datum-pufferspeichersystem

Country Status (3)

Country Link
EP (1) EP1607869B1 (de)
AT (1) ATE410733T1 (de)
DE (1) DE602004016972D1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101443231B1 (ko) 2007-11-27 2014-09-19 삼성전자주식회사 라이트-백 동작시 라이트-백 데이터의 버스트 길이를조절할 수 있는 캐시 메모리와 이를 포함하는 시스템
CN103678161B (zh) * 2012-09-06 2016-08-03 中兴通讯股份有限公司 内存管理方法及装置
CN107577614B (zh) * 2013-06-29 2020-10-16 华为技术有限公司 数据写入方法及内存系统
WO2016051436A1 (en) * 2014-10-01 2016-04-07 Renesas Electronics Corporation Data transfer apparatus

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5155824A (en) * 1989-05-15 1992-10-13 Motorola, Inc. System for transferring selected data words between main memory and cache with multiple data words and multiple dirty bits for each address
US5850632A (en) * 1995-09-08 1998-12-15 Texas Instruments Incorporated Memory access controller utilizing cache memory to store configuration information

Also Published As

Publication number Publication date
EP1607869A1 (de) 2005-12-21
DE602004016972D1 (de) 2008-11-20
EP1607869B1 (de) 2008-10-08

Similar Documents

Publication Publication Date Title
EP1807779A4 (de) Bilddatenspeichereinrichtungs-schreibzeitabbildung
TW200634844A (en) Apparatus and methods using invalidity indicators for buffered memory
TWM292721U (en) Retaining device for data storage device
ATE522080T1 (de) Inhaltsbewusste digitale media- speichereinrichtung und benutzungsverfahren dafür
TW200617663A (en) Storage device and host apparatus
DE60231305D1 (de) Lager mit datenspeichereinrichtung
IL190977A0 (en) Caching memory attribute indicators with cached memory data
GB2445118C (en) Hierarchical data storage
EP2051224A4 (de) Karteninformationsaktualisierungsunterstützungseinrichtung, karteninformationsaktualisierungsunterstützungsverfahren, computerlesbares aufzeichnungsmedium
DE602006007743D1 (de) Bildaufzeichnungsgerät
EP1866781A4 (de) Mechanismus und verfahren zur verwaltung der datenspeicherung
EP1898312A4 (de) Speichersteuerung, nichtflüchtige speichervorrichtung, nichtflüchtiges speichersystem und datenschreibverfahren
FR2880444B1 (fr) Dispositif de stockage de donnees
DE602005018574D1 (de) Bildaufzeichnungsgerät
DE602005015391D1 (de) Bildaufzeichnungsgerät
DE602005004686D1 (de) Optisches Datenspeichermedium
DE602006007399D1 (de) Wiedergabevorrichtung für Videodaten
DE602004004068D1 (de) Speichersteuerungssystem
GB0402909D0 (en) Data storage
HK1070982A1 (en) Data storage device.
ATE490505T1 (de) Datenschreibverfahren
ATE410733T1 (de) Datum-pufferspeichersystem
FR2900762B1 (fr) Memoires optiques, procede de lecture et d'ecriture de telles memoires optiques, et dispositif pour la lecture et l'ecriture de telles memoires
GB0514246D0 (en) Data storage system
EP1865705A4 (de) Bilddatenerzeugungseinrichtung, bilddatenerzeugungsprogramm, einrichtung zum thermischen transfer/aufzeichnung und anderes

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties