ATE410001T1 - Synchrone dynamische aktualisierung eines registers über ein verteiltes system - Google Patents

Synchrone dynamische aktualisierung eines registers über ein verteiltes system

Info

Publication number
ATE410001T1
ATE410001T1 AT01306317T AT01306317T ATE410001T1 AT E410001 T1 ATE410001 T1 AT E410001T1 AT 01306317 T AT01306317 T AT 01306317T AT 01306317 T AT01306317 T AT 01306317T AT E410001 T1 ATE410001 T1 AT E410001T1
Authority
AT
Austria
Prior art keywords
memory mechanism
switch
packets
distributed system
synchronous dynamic
Prior art date
Application number
AT01306317T
Other languages
English (en)
Inventor
Joseph A Hook
Original Assignee
Ericsson Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Ab filed Critical Ericsson Ab
Application granted granted Critical
Publication of ATE410001T1 publication Critical patent/ATE410001T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3072—Packet splitting
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H04L49/1515—Non-blocking multistage, e.g. Clos
    • H04L49/1523—Parallel switch fabric planes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H04L49/1515—Non-blocking multistage, e.g. Clos
    • H04L49/153—ATM switching fabrics having parallel switch planes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H04L49/1515—Non-blocking multistage, e.g. Clos
    • H04L49/153—ATM switching fabrics having parallel switch planes
    • H04L49/1538—Cell slicing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/55—Prevention, detection or correction of errors
    • H04L49/552—Prevention, detection or correction of errors by ensuring the integrity of packets received through redundant connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5625—Operations, administration and maintenance [OAM]
    • H04L2012/5627—Fault tolerance and recovery

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Security & Cryptography (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Logic Circuits (AREA)
  • Hardware Redundancy (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Computer And Data Communications (AREA)
AT01306317T 2000-07-28 2001-07-23 Synchrone dynamische aktualisierung eines registers über ein verteiltes system ATE410001T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/627,924 US7082127B1 (en) 2000-07-28 2000-07-28 Synchronous dynamic register updating across a distributed system

Publications (1)

Publication Number Publication Date
ATE410001T1 true ATE410001T1 (de) 2008-10-15

Family

ID=24516703

Family Applications (1)

Application Number Title Priority Date Filing Date
AT01306317T ATE410001T1 (de) 2000-07-28 2001-07-23 Synchrone dynamische aktualisierung eines registers über ein verteiltes system

Country Status (5)

Country Link
US (1) US7082127B1 (de)
EP (1) EP1176769B1 (de)
JP (1) JP4716614B2 (de)
AT (1) ATE410001T1 (de)
DE (1) DE60135957D1 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050210185A1 (en) * 2004-03-18 2005-09-22 Kirsten Renick System and method for organizing data transfers with memory hub memory modules
US8804751B1 (en) * 2005-10-04 2014-08-12 Force10 Networks, Inc. FIFO buffer with multiple stream packet segmentation
US20180349137A1 (en) * 2017-06-05 2018-12-06 Intel Corporation Reconfiguring a processor without a system reset

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU557694B2 (en) * 1981-10-01 1987-01-08 Honeywell Information Systems Incorp. Automatic memory reconfiguration
US5048081A (en) * 1989-12-28 1991-09-10 At&T Bell Laboratories Arrangement for routing packetized messages
DE69130271T2 (de) * 1990-07-26 1999-06-02 Nec Corp., Tokio/Tokyo Leitweglenkungssystem mit Eignung zur effektiven Verarbeitung der Leitweglenkungsinformation
JP2993715B2 (ja) * 1990-08-17 1999-12-27 株式会社日立製作所 Ａｔｍスイッチおよびその制御方法
JP3165229B2 (ja) * 1992-05-15 2001-05-14 株式会社日立製作所 Ａｔｍスイッチの同期化方法およびａｔｍスイッチ
JP3269273B2 (ja) * 1994-09-02 2002-03-25 三菱電機株式会社 セル交換装置及びセル交換システム
US5696761A (en) * 1995-08-31 1997-12-09 Lucent Technologies Inc Method and apparatus for interfacing low speed access links to a high speed time multiplexed switch fabric
US5870625A (en) * 1995-12-11 1999-02-09 Industrial Technology Research Institute Non-blocking memory write/read mechanism by combining two pending commands write and read in buffer and executing the combined command in advance of other pending command
US5689505A (en) * 1996-01-16 1997-11-18 Lucent Technologies Inc. Buffering of multicast cells in switching networks
US5689500A (en) * 1996-01-16 1997-11-18 Lucent Technologies, Inc. Multistage network having multicast routing congestion feedback
US6151315A (en) * 1997-06-02 2000-11-21 At&T Corp Method and apparatus for achieving fabric independent routing technique

Also Published As

Publication number Publication date
JP2002101129A (ja) 2002-04-05
US7082127B1 (en) 2006-07-25
EP1176769B1 (de) 2008-10-01
DE60135957D1 (de) 2008-11-13
EP1176769A2 (de) 2002-01-30
EP1176769A3 (de) 2005-04-27
JP4716614B2 (ja) 2011-07-06

Similar Documents

Publication Publication Date Title
DE60108461D1 (de) Verfahren und Einrichtung zur Neutaktung eines asynchronen Takts
ATE333678T1 (de) Netzwerkschalter und komponenten und betriebsverfahren
KR960035585A (ko) 서브 데이터 타이틀 데이터 인코딩/디코딩 방법 및 장치와 그를 위한 기록 매체
ATE381849T1 (de) Automatische einstellung der betriebsartauswahl in abhängigkeit von einer ankommenden nachricht
WO2001043346A3 (en) Method and apparatus for longest match address lookup
RU2010135600A (ru) Способ и устройство для сохранения непрерывности вызова при беспроводной связи
DE60104243T2 (de) Weiterreichungsverfahren in drahtlosen Telekommunikationssystemen mit USTS Unterstützung
ATE410001T1 (de) Synchrone dynamische aktualisierung eines registers über ein verteiltes system
SE0001616L (sv) Push-sätt och -system
WO2002054793A3 (en) Method, apparatus and system for managing subscriber data
KR920009239A (ko) 고체촬상소자의 결함보정회로
KR0180501B1 (ko) 엠펙-2 트랜스포트 스트림 패킷 검출장치 및 그 방법
SE0000843D0 (sv) A/D conversion
KR970068244A (ko) 기지국의 안내 방송장치 및 방법
EP1253765A3 (de) System und Verfahren zum zeitschlitzbasierten Erlernen und Durchsuchen von ARL Tabellen unter verwendung von Schreib-snoop
KR970073986A (ko) 프린터의 전원제어장치와 방법
ATE223592T1 (de) Verfahren und vorrichtung zur byteausrichtung
JP2004206423A5 (de)
ATE332059T1 (de) Bildpuffer mit mehreren zugriffsmoden
KR100211740B1 (ko) 디지탈/아날로그 듀얼모드 셀룰라 휴대전화기의 모드 절환방법
JP2877671B2 (ja) 固体撮像装置
JPS62186700A (ja) フレ−ム位相変換制御回路
CA2239530A1 (en) Image signal encoding system capable of correctly encoding an editing image signal before and after switching time points of selection of input dynamic image signals
KR970078259A (ko) 자동 착신 전환 장치 및 그 제어 방법
KR970025150A (ko) 전송 디코더

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties