ATE393932T1 - Rekonfigurierbares mehrprozessorsystem besonders zur digitalen verarbeitung von radarbildern - Google Patents

Rekonfigurierbares mehrprozessorsystem besonders zur digitalen verarbeitung von radarbildern

Info

Publication number
ATE393932T1
ATE393932T1 AT04425935T AT04425935T ATE393932T1 AT E393932 T1 ATE393932 T1 AT E393932T1 AT 04425935 T AT04425935 T AT 04425935T AT 04425935 T AT04425935 T AT 04425935T AT E393932 T1 ATE393932 T1 AT E393932T1
Authority
AT
Austria
Prior art keywords
node
bus
data
nodes
input
Prior art date
Application number
AT04425935T
Other languages
English (en)
Inventor
Maurizio Piacentini
Michele Lombardi
Gregorio Vitale
Original Assignee
Galileo Avionica Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Galileo Avionica Spa filed Critical Galileo Avionica Spa
Application granted granted Critical
Publication of ATE393932T1 publication Critical patent/ATE393932T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Small-Scale Networks (AREA)
  • Radar Systems Or Details Thereof (AREA)
  • Image Processing (AREA)
AT04425935T 2004-12-22 2004-12-22 Rekonfigurierbares mehrprozessorsystem besonders zur digitalen verarbeitung von radarbildern ATE393932T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP04425935A EP1675015B1 (de) 2004-12-22 2004-12-22 Rekonfigurierbares Mehrprozessorsystem besonders zur digitalen Verarbeitung von Radarbildern

Publications (1)

Publication Number Publication Date
ATE393932T1 true ATE393932T1 (de) 2008-05-15

Family

ID=34932946

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04425935T ATE393932T1 (de) 2004-12-22 2004-12-22 Rekonfigurierbares mehrprozessorsystem besonders zur digitalen verarbeitung von radarbildern

Country Status (3)

Country Link
EP (1) EP1675015B1 (de)
AT (1) ATE393932T1 (de)
DE (1) DE602004013458T2 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101799750B (zh) * 2009-02-11 2015-05-06 上海芯豪微电子有限公司 一种数据处理的方法与装置
KR101275698B1 (ko) * 2008-11-28 2013-06-17 상하이 신하오 (브레이브칩스) 마이크로 일렉트로닉스 코. 엘티디. 데이터 처리 방법 및 장치
CN104459669B (zh) * 2014-12-10 2016-09-21 珠海纳睿达科技有限公司 雷达反射信号处理装置及其处理方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1286031C (en) * 1986-06-27 1991-07-09 Ichiro Tamitani Processor array comprising processors connected selectively in series or in parallel
US5296936A (en) * 1991-07-22 1994-03-22 International Business Machines Corporation Communication apparatus and method for transferring image data from a source to one or more receivers
JP4154124B2 (ja) * 1998-11-10 2008-09-24 富士通株式会社 並列プロセッサシステム

Also Published As

Publication number Publication date
DE602004013458T2 (de) 2009-06-18
EP1675015B1 (de) 2008-04-30
DE602004013458D1 (de) 2008-06-12
EP1675015A1 (de) 2006-06-28

Similar Documents

Publication Publication Date Title
RU2010112721A (ru) Устройство коммутации кадров
CN104267939A (zh) 一种业务处理的方法、装置及系统
ATE542178T1 (de) Offload-stack für netzwerk, block- und dateieingabe und -ausgabe
TW368625B (en) Bus arbitration system
CN105049353A (zh) 一种为业务配置路由路径的方法及控制器
WO2004095302A3 (en) Computing system fabric and routing configuration and description
EP3008608B1 (de) Zusammenarbeitsserver
ATE393932T1 (de) Rekonfigurierbares mehrprozessorsystem besonders zur digitalen verarbeitung von radarbildern
KR102032895B1 (ko) 기능 유닛들 간의 기능 로직 공유 장치, 방법 및 재구성 가능 프로세서
Barbosa et al. Empowering a cyber-physical system for a modular conveyor system with self-organization
US10146735B2 (en) Expanded distribution unit
CN102411555A (zh) 一种可伸缩式动态可重构阵列配置信息方法
KR970068365A (ko) 통신제어장치 및 그것을 사용한 통신시스템
CN111078286B (zh) 数据通信方法、计算系统和存储介质
Berthomé et al. Improved embeddings in POPS networks through stack-graph models
Hironaka et al. Towards an optimized multi FPGA architecture with STDM network: A preliminary study
Barabanova et al. Non-blocking fault-tolerant two-stage dual photon switches
CN111782565B (zh) Gpu服务器和数据传输方法
Almazyad Optical omega networks with centralized buffering and wavelength conversion
Ghaderi et al. Design Challenges in Hardware Development of Time-Sensitive Networking: A Research Plan.
RU2015134679A (ru) Трехканальная резервированная управляющая система С-01
CN105323164A (zh) 减少灵活的解析器中的延迟的方法及其装置
NO20032984L (no) Kontrollanordning basert pa buss-teknologi
Al-Dubai et al. Coded path routing: A new approach to broadcasting in 3-D meshes
RU186743U1 (ru) Логический модуль для параллельной реализации пяти простых симметричных булевых функций от пяти аргументов

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties