AT304652B - Data processing arrangement with two data processing systems - Google Patents

Data processing arrangement with two data processing systems

Info

Publication number
AT304652B
AT304652B AT1077570A AT1077570A AT304652B AT 304652 B AT304652 B AT 304652B AT 1077570 A AT1077570 A AT 1077570A AT 1077570 A AT1077570 A AT 1077570A AT 304652 B AT304652 B AT 304652B
Authority
AT
Austria
Prior art keywords
data processing
arrangement
systems
processing systems
processing arrangement
Prior art date
Application number
AT1077570A
Other languages
German (de)
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Application granted granted Critical
Publication of AT304652B publication Critical patent/AT304652B/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G06F11/1645—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components and the comparison itself uses redundant hardware
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1633—Error detection by comparing the output of redundant processing systems using mutual exchange of the output between the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/165—Error detection by comparing the output of redundant processing systems with continued operation after detection of the error
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54541—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme using multi-processor systems
    • H04Q3/54558—Redundancy, stand-by
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Hardware Redundancy (AREA)
  • Exchange Systems With Centralized Control (AREA)
AT1077570A 1969-12-29 1970-11-30 Data processing arrangement with two data processing systems AT304652B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19691965314 DE1965314C3 (en) 1969-12-29 1969-12-29 Method for operating a data processing arrangement with two data processing systems

Publications (1)

Publication Number Publication Date
AT304652B true AT304652B (en) 1973-01-25

Family

ID=5755217

Family Applications (1)

Application Number Title Priority Date Filing Date
AT1077570A AT304652B (en) 1969-12-29 1970-11-30 Data processing arrangement with two data processing systems

Country Status (8)

Country Link
AT (1) AT304652B (en)
BE (1) BE760976A (en)
CH (1) CH521635A (en)
DE (1) DE1965314C3 (en)
FR (1) FR2074209A5 (en)
GB (1) GB1284506A (en)
LU (1) LU62319A1 (en)
NL (1) NL165861C (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2236718C3 (en) * 1972-07-26 1978-06-29 Siemens Ag, 1000 Berlin Und 8000 Muenchen Working method for a program-controlled data processing system, in particular a data exchange system
DE2733921C3 (en) * 1977-07-27 1981-03-26 Siemens AG, 1000 Berlin und 8000 München Circuit arrangement for an indirectly controlled switching system, in particular telephone switching system
DE2826063A1 (en) * 1978-06-14 1979-12-20 Siemens Ag INDIRECTLY CONTROLLED SWITCHING SYSTEM WITH TIME CHANNEL LINKS, IN PARTICULAR TELEPHONE SWITCHING SYSTEM
IT8003502A0 (en) * 1980-09-05 1980-09-05 Sits Soc It Telecom Siemens SURVEILLANCE UNIT OF THE CENTRAL COMMAND OF A PLURALITY OF PERIPHERAL USERS
IT8003501A0 (en) * 1980-09-05 1980-09-05 Sits Soc It Telecom Siemens CENTRAL CONTROL OF A MULTIPLE OF PERIPHERAL USERS
IT1213344B (en) * 1986-09-17 1989-12-20 Honoywell Information Systems FAULT TOLERANCE CALCULATOR ARCHITECTURE.
US4959836A (en) * 1987-12-09 1990-09-25 Siemens Transmission Systems, Inc. Register robustness improvement circuit and method
GB2313185B (en) * 1996-05-15 1999-11-10 British Gas Plc Radiators
US7565586B2 (en) * 2006-05-25 2009-07-21 Honeywell International Inc. Method and apparatus for latent fault memory scrub in memory intensive computer hardware

Also Published As

Publication number Publication date
DE1965314B2 (en) 1974-03-21
DE1965314C3 (en) 1974-10-17
LU62319A1 (en) 1971-05-18
FR2074209A5 (en) 1971-10-01
BE760976A (en) 1971-06-29
NL165861C (en) 1981-05-15
CH521635A (en) 1972-04-15
NL7018530A (en) 1971-07-01
GB1284506A (en) 1972-08-09
DE1965314A1 (en) 1971-07-08

Similar Documents

Publication Publication Date Title
NL162223C (en) MULTIPLE DATA PROCESSING COMPLEX.
CH491440A (en) Data processing system
CH472728A (en) Data processing system with several data processing systems
NL176888C (en) INFORMATION PROCESSING SYSTEM.
AT312452B (en) Drive system with two drive machines
NO136743C (en) GLIDEB} T.
NL175348C (en) ELECTRONIC DATA PROCESSING SYSTEM.
DE1953364B2 (en) DATA PROCESSING ARRANGEMENT
FI45705C (en) Data processing equipment.
CH536001A (en) Data processing system
CH503324A (en) Data processing system
AT304652B (en) Data processing arrangement with two data processing systems
NL156555B (en) LOGICAL CIRCUIT.
NL165561C (en) CINEFILM CASSETTE.
CH499157A (en) Data processing system
NL160916B (en) ANGLE CONNECTION.
CH529381A (en) Data processing system
CH519204A (en) Data processing system with priority-dependent program interruption
CH502646A (en) Microprogram-controlled data processing system
NL162772C (en) THREE-DIMENSIONAL MEMORY DEVICE WITH MAGNETIC MEMORY ELEMENTS.
AR204897A1 (en) INFORMATION PROCESSING PROVISION
NL170467C (en) DATA PROCESSING SYSTEM.
CH501290A (en) Orientation board
ATA1163169A (en) WAREHOUSE
ES150268Y (en) PEN WITH CASE.

Legal Events

Date Code Title Description
ELJ Ceased due to non-payment of the annual fee