AR025808A1 - Metodo y aparato para el moldeo de trafico mta. - Google Patents

Metodo y aparato para el moldeo de trafico mta.

Info

Publication number
AR025808A1
AR025808A1 ARP990104791A ARP990104791A AR025808A1 AR 025808 A1 AR025808 A1 AR 025808A1 AR P990104791 A ARP990104791 A AR P990104791A AR P990104791 A ARP990104791 A AR P990104791A AR 025808 A1 AR025808 A1 AR 025808A1
Authority
AR
Argentina
Prior art keywords
memory
mta
modules
molding
output
Prior art date
Application number
ARP990104791A
Other languages
English (en)
Original Assignee
Telefonica Sa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonica Sa filed Critical Telefonica Sa
Publication of AR025808A1 publication Critical patent/AR025808A1/es

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L12/5602—Bandwidth control in ATM Networks, e.g. leaky bucket
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5614—User Network Interface
    • H04L2012/5616—Terminal equipment, e.g. codecs, synch.
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/568—Load balancing, smoothing or shaping
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5681—Buffer or queue management

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

Un método y un aparato para el moldeado de tráfico MTA para el manejo de conexiones asociadas a un gran numero de usuarios cuya funcion se realiza sobreenlaces MTA de 155 B/s, de acuerdo con el standar UTOPIA de 16 bits, que transmiten informacion encapsulada en forma de células en el que se define unalgoritmo, a partir de determinadas estructuras de datos; constituído por dos máquinas de estados, una de escritura y otra de lectura, asociadas,respectivamente al proceso de almacenamiento de células y al de extraccion de las mismas. El aparato comprende tres circuitos constituídos por un circuito demoldeado, una memoria de células y una memoria de parámetros, de los que el circuito de conformado está compuesto por una pluralidad de modulos internos, queincluyen modulos de entrada y salida, memoria FIFO de almacenamiento intermedio, modulos de interfaz, memoria interna y automatas de entrada, salida y control.
ARP990104791A 1998-09-23 1999-09-23 Metodo y aparato para el moldeo de trafico mta. AR025808A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ES009801992A ES2145718B1 (es) 1998-09-23 1998-09-23 Metodo y aparato para el moldeado de trafico mta.

Publications (1)

Publication Number Publication Date
AR025808A1 true AR025808A1 (es) 2002-12-18

Family

ID=8305245

Family Applications (1)

Application Number Title Priority Date Filing Date
ARP990104791A AR025808A1 (es) 1998-09-23 1999-09-23 Metodo y aparato para el moldeo de trafico mta.

Country Status (8)

Country Link
EP (1) EP0994607A1 (es)
AR (1) AR025808A1 (es)
BR (1) BR9906149A (es)
ES (1) ES2145718B1 (es)
GT (1) GT199900162A (es)
MA (1) MA24982A1 (es)
PE (1) PE20001183A1 (es)
SV (1) SV1999000160A (es)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7698550B2 (en) 2002-11-27 2010-04-13 Microsoft Corporation Native wi-fi architecture for 802.11 networks
US8245284B2 (en) 2006-10-05 2012-08-14 Microsoft Corporation Extensible network discovery

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5802287A (en) * 1993-10-20 1998-09-01 Lsi Logic Corporation Single chip universal protocol multi-function ATM network interface
SE506955C2 (sv) * 1995-07-06 1998-03-09 Ericsson Telefon Ab L M ATM-flödesstyrning
US5794025A (en) * 1996-05-09 1998-08-11 Maker Communications, Inc. Method and device for performing modulo-based arithmetic operations in an asynchronous transfer mode cell processing system
US5946297A (en) * 1996-05-31 1999-08-31 International Business Machines Corporation Scheduling method and apparatus for supporting ATM connections having a guaranteed minimun bandwidth
DE69737249T2 (de) * 1996-06-27 2007-08-09 Xerox Corp. Paketvermitteltes Kommunikationssystem

Also Published As

Publication number Publication date
SV1999000160A (es) 2000-07-06
BR9906149A (pt) 2000-12-05
MA24982A1 (fr) 2000-04-01
ES2145718A1 (es) 2000-07-01
ES2145718B1 (es) 2001-02-01
GT199900162A (es) 2003-10-28
EP0994607A1 (en) 2000-04-19
PE20001183A1 (es) 2000-11-13

Similar Documents

Publication Publication Date Title
US7246198B2 (en) Content addressable memory with programmable word width and programmable priority
KR920007388A (ko) 비동기 전이 모드 스위칭 장치
EP0833257A2 (en) Apparatus and method for concurrent search content addressable memory circuit
EP0242854A3 (en) Semiconductor memory devices
WO2003023553A3 (en) Method of generating a dfa state machine that groups transitions into classes in order to conserve memory
ES2035337T3 (es) Sistema de comunicacion de multiplex temporales hibridos con memoria tampon optimizada.
CN1936864B (zh) 不定长记录的数据组织方法
TW369651B (en) Semiconductor memory device
WO2024055571A1 (zh) 一种namespace设置方法、装置及可读存储介质
KR970068352A (ko) 중저속 가입자 멀티 캐스팅 구현 방법 및 장치
KR950012263A (ko) 데이타경로 회로 레이아웃 생성 시스템
AR025808A1 (es) Metodo y aparato para el moldeo de trafico mta.
van Berkel et al. VLSI programming of asynchronous circuits for low power
CN116346117B (zh) Iic口扩展电路、传输方法、系统、计算机设备及介质
JP5120263B2 (ja) パターンマッチング装置及び方法
Wu et al. A 2 Gb/s 256* 256 CMOS crossbar switch fabric core design using pipelined MUX
Brebner et al. Use of reconfigurability in variable-length code detection at video rates
Kulinich et al. Modern elementary base of digital systems design
KR960042751A (ko) 시리얼 액세스 메모리 장치
CN108594695A (zh) 一种分模块化管理的fpga低功耗架构
RU2092896C1 (ru) Коммутационная среда
Murgai Delay-constrained area recovery via layout-driven buffer optimization
KR20240028102A (ko) 회로 분석 방법, 회로 분석 장치 및 회로 분석 시스템
SU970462A1 (ru) Оперативное запоминающее устройство
EP0397532A2 (en) Simulation system