WO2018049648A1

WO2018049648A1 - Data conversion apparatus, chip, method and device, and image system

Info

Publication number: WO2018049648A1
Application number: PCT/CN2016/099210
Authority: WO
Inventors: 庹伟; 张强; 刘志伟; 王珂
Original assignee: 深圳市大疆创新科技有限公司
Priority date: 2016-09-18
Filing date: 2016-09-18
Publication date: 2018-03-22
Also published as: CN107077304A; CN107077304B

Abstract

Provided are a data conversion apparatus, chip, method and device, and an image system. The data conversion apparatus comprises a data processing device. The data processing device comprises a first interface and a second interface. The first interface is used to connect to an external host so as to transmit data in a first format in both directions with the external host. The second interface is used to connect to an NVME solid state disk. Upon receiving a write instruction from the external host, the data processing device converts data in the first format into data in an NVME protocol format, and transmits the same to the NVME solid state disk. Upon receiving a read instruction from the external host, the data processing device converts data in the NVME protocol format in the NVME solid state disk into data in the first format, and transmits the same to the external host.

Description

Data conversion device, chip, method, device and imaging system

Technical field

The present application relates to data conversion technologies, and more particularly to data conversion devices, chips, methods, devices, and imaging systems.

Background technique

Currently, some camera manufacturers produce cameras that support image data in RAW (original) format. For image data, RAW is a CMOS (Complementary Metal Oxide Semiconductor) or CCD (Charge-coupled Device) image sensor that converts the captured light source signal into raw data of a digital signal, including Parameter data (such as ISO value, shutter speed, aperture value, white balance, etc.) when the camera is shooting.

Since RAW files are files generated after lossless compression, files in formats such as JPEG (Joint Photographic Experts Group) will be much larger. Storage of RAW files requires a larger capacity storage device, which is adopted by some camera manufacturers. SSD (Solid State Drives) is used as a storage carrier, and the current SATA (Serial Advanced Technology Attachment) interface is used to read and write RAW files. Because of the need for faster data write speeds when shooting high-resolution image data, some camera manufacturers may use NVME (Non-Volatile Memory Express) SSDs as storage carriers, but this will The RAW files stored on the camera's NVME SSD cannot be easily transferred to an image processing device such as a computer.

Summary of the invention

The application provides a data conversion device, a chip, a method, a device, and an imaging system.

According to a first aspect of the embodiments of the present application, there is provided a data conversion device comprising a data processing device, the data processing device comprising a first interface and a second interface;

The first interface is configured to connect to an external host to transmit data in a first format to the external host in both directions;

The second interface is used to connect to an NVME solid state drive;

The data processing device is configured to convert the data of the first format into data of an NVME protocol format and send the data to the NVME solid state hard disk when receiving the write command of the external host; and receive the external host When the command is read, the NVME protocol format data in the NVME solid state drive is converted into the data in the first format and sent to the external host.

According to a second aspect of the embodiments of the present application, a chip is provided, including: a second interface, a parallel interface, and a protocol conversion device;

The second interface is used to connect to an NVME solid state drive;

The parallel interface is used to connect with an external device;

The protocol conversion device is configured to convert parallel interface data into data of an NVME protocol format and send the data to the NVME solid state hard disk upon receiving a write instruction from the external device; receiving a read command of the external device The NVME protocol format data in the NVME solid state hard disk is converted into parallel interface data and sent to the parallel interface.

According to a third aspect of the embodiments of the present application, a chip is provided, including: a second interface, a USB interface, and a protocol conversion device;

The USB interface is used to connect with an external host;

The second interface is used to connect with an NVME solid state hard disk;

The protocol conversion device is configured to convert USB data into data in an NVME protocol format and send the data to the second interface when receiving the write command from the external host; when receiving the read command from the external host, The NVME protocol format data in the NVME solid state drive is converted into USB data and sent to the USB interface.

According to a fourth aspect of the embodiments of the present application, a data conversion method is provided, including the steps of:

When receiving the write command of the external host, converting the format of the write data carried by the write command into the NVME protocol format, and then writing the address space corresponding to the NVME solid state hard disk; when receiving the external host read command, the read command The data in the NVME protocol format is read in the address space corresponding to the instruction, and converted into the data in the first format and sent to the external host, where the first format corresponds to the interface type of the external host.

According to a fifth aspect of the embodiments of the present application, a data conversion apparatus is provided, including:

a first interface driving module, configured to receive a write command or a read command of the external host, and notify the protocol conversion module; and interact with the external host in the first format data;

a second interface driving module, configured to exchange data with the NVME solid state hard disk;

The protocol conversion module is configured to write the data carried by the write command when receiving the write command of the external host Converting the format to the NVME protocol format, and then notifying the second interface driver module to write the address space corresponding to the NVME solid state hard disk; when receiving the external host read command, reading the NVME protocol format from the address space corresponding to the read command After the data is converted into the data of the first format, the first interface driver module is notified to send to the external host.

According to a sixth aspect of the embodiments of the present application, an image system is provided, including: an image capturing device and a data conversion device;

The image capturing device includes a PCIE interface for detachably connecting the NVME solid state hard disk;

The data conversion device includes at least one chip, and the chip includes:

a PCIE interface for detachably connecting the NVME solid state drive;

a USB interface for connecting an external image processing device;

The chip is configured to convert USB data into NVME protocol format data and send the data to the NVME solid state hard disk when receiving the write instruction of the image processing device; when receiving the read instruction of the image processing device, The NVME protocol format data is converted into USB data and sent to the image processing device.

The data conversion device, the chip, the method, the device and the image system of the embodiments of the present application provide a solution for converting and bidirectionally transmitting data of the NVME solid state hard disk and the data of the external host, so that the external host can be utilized. The external interface enables data transmission with the NVME SSD, which eliminates the need for complex data conversion functions for both NVME SSDs and external hosts, thereby increasing the convenience of NVME SSD data transmission.

The above general description and the following detailed description are intended to be illustrative and not restrictive.

DRAWINGS

In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings used in the description of the embodiments will be briefly described below. It is obvious that the drawings in the following description are only some embodiments of the present application. Other drawings may also be obtained from those of ordinary skill in the art in view of the drawings.

1 is a schematic structural diagram of a system in an embodiment of the present application;

2 is a partial schematic structural diagram of a data processing apparatus according to an embodiment of the present application;

3 is a partial structural diagram of a data processing apparatus according to another embodiment of the present application;

4 is a partial structural schematic view of a second chip in the embodiment of the present application;

FIG. 5 is a schematic diagram of an application scenario in an embodiment of the present application;

FIG. 6 is a schematic structural diagram of a portion of a data processing apparatus according to an embodiment of the present application;

7 is a partial structural diagram of a chip in an embodiment of the present application;

8 is a partial schematic structural diagram of a protocol conversion device in the chip shown in FIG. 7;

FIG. 9 is another schematic diagram of a protocol conversion apparatus according to an embodiment of the present application;

10 is a partial structural schematic view of another chip in the embodiment of the present application;

11 is a partial flowchart of a data conversion method in an embodiment of the present application;

12 is a logic block diagram of a data conversion apparatus according to an embodiment of the present application;

FIG. 13 is a logic block diagram of a data conversion apparatus according to another embodiment of the present application; FIG.

FIG. 14 is a logic block diagram of a second protocol conversion module according to an embodiment of the present application.

detailed description

Exemplary embodiments will be described in detail herein, examples of which are illustrated in the accompanying drawings. The following description refers to the same or similar elements in the different figures unless otherwise indicated. The embodiments described in the following exemplary embodiments do not represent all embodiments consistent with the present application. Instead, they are merely examples of devices, systems, devices, and methods consistent with aspects of the present application as detailed in the appended claims.

The terminology used in the present application is for the purpose of describing particular embodiments, and is not intended to be limiting. The singular forms "a", "the" and "the" It should also be understood that the term "and/or" as used herein refers to and encompasses any and all possible combinations of one or more of the associated listed items.

It should be understood that although the terms first, second, third, etc. may be used to describe various information in this application, such information should not be limited to these terms. These terms are only used to distinguish the same type of information from each other. For example, the first information may also be referred to as the second information without departing from the scope of the present application. Similarly, the second information may also be referred to as the first information.

As the demand for storage bandwidth increases, NVME SSDs have begun to gain popularity. Some manufacturers install NVME SSDs on some electronic devices as needed to store data as storage devices. For example, some shadows Image devices (such as cameras, video recorders, etc.) already have an interface that is compatible with NVME SSDs, and uses NVME SSDs to store image data such as video or pictures.

The data stored in the NVME SSD may need to be exported to an external host. For example, the image data in the image device may be exported to a PC or other device. In some cases, the data in the NVME SSD may need to be performed by an external host. Write operation, for example, adding or deleting data in the NVME solid state drive through a personal computer. Because the external interface on the external host is not the interface that is compatible with the NVME SSD, it is not convenient to read and write data in the NVME SSD.

The embodiment of the present application provides a solution for bidirectionally transmitting data in an NVME solid state hard disk to an external host. The type of the external host is not limited in this embodiment, and may be various terminals with computing power, such as a mobile phone, a tablet computer, a notebook computer, a desktop computer, and the like.

FIG. 1 is a partial structural diagram of each device in a system architecture in an embodiment.

In the embodiment shown in FIG. 1, a data conversion device 10 is provided. The data conversion device 10 can be independent of the NVME solid state disk 11 and the external host 12 for convenient portability, convenient use on different devices, and no increase in NVME. The purpose of the size and power consumption of the solid state drive 11 is. In an external form, the data conversion device 10 can be embodied as a card reader. Of course, in some cases, it is also possible to design the data conversion device 10 to be integrated with the NVME solid state drive 11 or the external host 12.

As shown in FIG. 1, data conversion device 10 includes a data processing device 110. The data processing device 110 has a first interface 1101 and a second interface 1102; the external host 12 can be connected through the first interface 1101, and the NVME solid state hard disk 11 can be connected through the second interface 1102. In an example, the first interface 1101 and the second interface 1102 may be hardware interfaces, and may be respectively connected to the external host 12 or the NVME solid state hard disk 11 by means of physical connection.

The first interface 1101 can match the interface type of an external interface 120 of the external host 12, and the format of the data transmitted bidirectionally between the first interface 1101 and the external host 12 can be referred to as a first format, for example, when an external host When the interface of 12 is a USB1.0, USB2.0, or USB3.0 interface, the first interface 1101 is a matched USB interface, and the data of the first format is USB data. The interface type for the first interface 1101 is not enumerated here, and the data of the first format is not limited to USB data.

The second interface 1102 can be a hardware interface supporting the NVME protocol, such as a PCIE interface, a U.2 interface, or the like.

When the data processing device 110 receives data through one of the interfaces, it converts to a data format corresponding to another interface and transmits it through another interface. The flow of the data format conversion can be triggered by the external host 12, for example, when the data processing device 110 receives the write command of the external host 12, the first interface 1101 The received data of the first format is converted into the data of the NVME protocol format, and when the read command of the external host 12 is received, the data of the NVME protocol format in the NVME solid state hard disk is converted into the data of the first format, and sent to the external Host. The write command may refer to an instruction that the external host 12 performs a write operation to the NVME solid state drive 11, and the read command may refer to an instruction of the external host 12 to read the data in the NVME solid state drive 11. The information carried by the write command or the read command can be determined according to different design requirements. For example, in some occasions, the write command or the read command can carry information such as the data storage address and the length of the read/write data.

The above process of data format conversion can be described as the following process:

When receiving the write command of the external host 12, the data processing device 110 converts the format of the write data carried by the write command into the NVME protocol format, and then writes the address space corresponding to the NVME solid state hard disk 11; upon receiving the external host 12 When the command is read, the data of the NVME protocol format is read from the address space corresponding to the read command in the NVME solid state hard disk 11 and converted into the data of the first format and sent to the external host 12.

In some other examples, those skilled in the art can implement the data conversion function of the data processing device 110 in a dedicated chip manner. The dedicated chip may be an ASIC (Application Specific Integrated Circuit) chip or a programmable device such as an FPGA (Field-Programmable Gate Array). The functions of the data processing device 110 can be implemented by one chip, and some of the functions can be separately performed by different chips. The chip can realize the corresponding functions through a software program, and can also implement corresponding functions through hardware forms such as circuits.

An example of implementing data processing apparatus 110 by a chip in several different embodiments is listed below. Please refer to Figures 2 to 4 and Figure 10.

The data processing device 110 of FIG. 2 includes a first chip 1103 and a second chip 1104. The two chips are connected by at least one inter-chip interface 1105. The type of inter-chip interface 1105 can be determined by the type of two chips. For example, the first chip 1103 may be a USB PHY chip, and the second chip 1104 may be an FPGA chip. In this case, a parallel interface may be used as an inter-chip interface between two chips. For example, the parallel interface may be a GPIF (general programmable). Interface) General programmable interface.

As shown in FIG. 2, in this example, the first interface 1101 is located on the first chip 1103, and the second interface 1102 is located on the second chip 1104.

The conversion process of the data between the first format and the NVME format can be further refined into multiple conversions. 1 and 2, the first chip 1103 has a read command or a write command from the first device to the second chip, and data format conversion and data transfer between the external host 12 and the second chip 1104. Function; second core The slice 1104 has a function of data format conversion and data transfer between the first chip 1103 and the NVME solid state hard disk 11 based on a read command or a write command. So in this example, the data conversion process can include the following process:

After the first chip 1103 receives the write command from the external host 12 through the first interface 1101, the write command and the write data of the first format carried by the write command are converted into the data format corresponding to the inter-chip interface 1105 (for example, Parallel interface data), and the converted data is sent to the second chip 1104 through the inter-chip interface 1105; the second chip 1104 analyzes the received write command, and converts the received write data into data in the NVME protocol format. The corresponding address space of the NVME solid state hard disk 11 is then written through the second interface 1102.

After the first chip 1103 receives the read command from the external host 12 through the first interface 1101, the read command is converted into a data format corresponding to the inter-chip interface 1105 (for example, parallel interface data), and is converted by the inter-chip interface 1105. The subsequent read command is sent to the second chip 1104; the second chip 1104 analyzes the received read command, reads the data in the NVME protocol format from the corresponding address space of the NVME solid state hard disk 11 through the second interface 1102, and then reads the data. The data is converted into a data format corresponding to the inter-chip interface 1105, and is sent to the first chip 1103 through the inter-chip interface 1105. After receiving the data transmitted by the inter-chip interface 1105, the first chip 1103 converts the data into the first format. And transmitted to the external host 12 through the first interface 1101.

In some examples, for the second chip 1104, data from the external host 12 or data from the NVME solid state hard disk 11 may be cached before the data format conversion is performed, and then the conversion operation is performed. This will be described with reference to FIG. 3.

In some examples, the second chip 1104 may have an internal cache 1107 inside, which may buffer data from the inter-chip interface 1105 of the second chip 1104 and the NVME solid state drive 11 through the internal cache 1107.

In other examples, the data processing device 110 may further include a cache chip 1106 located outside the second chip 1104 and connected to the second chip 1104. The inter-chip interface 1105 and NVME from the second chip 1104 may be utilized by the cache chip 1106. The data of the solid state drive 11 is buffered. The second chip 1104 can implement data exchange with the cache chip 1106 through a cache chip control module (not shown in this figure).

As an example, if the first chip 1103 or the second chip 1104 consumes more power, the data processing device 110 may further include an independent power supply module that is independent of the power supply of the first interface 1101. In addition, the maximum power input capability of the independent power supply module may be greater than The maximum power input capability of the first interface 1101, the data processing device 110 may further include a power interface for supplying power to the first chip 1103 or the second chip 1104 by connecting an external power source.

The second chip 1104 may have a plurality of software or hardware modules to implement some of the functions of the second chip 1104. 4 is a schematic illustration of the internal structure of a second chip 1104. As an example, in this embodiment A DDR (Double Data Rate) chip 1106a is used as the cache chip 1106 for description.

As shown in FIG. 4, the second chip 1104 includes a DMA (Direct Memory Access) module 1104a, a processing module 1104b, and a second interface driver module 1104c connected to the second interface 1102. Each module can have the following features:

The DMA module 1104a can store the read/write command of the external host 12 into the DDR chip 1106a, notify the processing module 1104b of the cache address, and read data from the DDR chip 1106a according to the cache address notified by the processing module 1104b, and pass the slice. The inter-interface 1105 is transmitted to the first chip 1103; as an example, the DMA module can support the DMA data transfer mode.

The processing module 1104b may acquire a read instruction according to the cache address notified by the DMA module 1104a, and analyze the read instruction to determine an access parameter including a corresponding address space (eg, a source address, a destination address, an address length of the read/write data), according to the access. The parameter accesses the NVME solid state hard disk by using the second interface driving module 1104c, caches the data returned by the NVME solid state hard disk in the DDR chip 1106a, and notifies the DMA module 1104a of the buffer address of the data; or

Obtaining a write command according to the cache address notified by the DMA module 1104a, analyzing the write command to determine an access parameter including the corresponding address space, and writing the write data carried by the write command to the NVME solid state hard disk 11 through the second interface driving module 1104c. in.

As shown, the DDR control module 1104d connects the DDR chip 1106a and the processing module 1104b. The read and write operations of the internal data of the DDR chip 1106a can be completed by the processing module 1104b controlling the DDR control module 1104d.

The following describes the flow of each module in FIG. 4 in cooperation with a specific application scenario. Figure 5 is a schematic diagram of the application scenario. The application scenario of FIG. 5 includes an image capture system 50 and an image processing device 515. The image capture system 50 primarily includes an image capture device 510 and a data conversion device 10, which may be referred to as a card reader. The image capturing device 510 can include a cloud platform that can be detachably mounted on the drone, and the pan/tilt can be used to carry a camera and stabilize the camera.

In this example, the NVME SSD 11 is used as the data storage device of the image capturing device 510. The image capturing device 510 includes a PCIE interface 511, which can be embodied as a PCIE interface slot, and can be detachably connected to the NVME SSD 11. When the image capturing device 510 is in operation, the image data is written into the NVME solid state hard disk 11 through the PCIE interface 511, and the NVME solid state hard disk 11 can be taken from the PCIE interface 511 when the user needs it. The slot is taken out and inserted into the data conversion device 10 to exchange data with the image processing device 515, and the data conversion device 10 can be connected to the image processing device 515 via the USB connection line 514.

The data conversion device 10 includes at least one chip that provides a hardware interface and a data conversion function. For example, a PCIE interface 513 is provided, and the NVME solid state hard disk 11 is detachably connected. The PCIE interface 513 can be a slot for the NVME solid state hard disk 11 to be inserted. The chip further provides a USB interface 512 for connecting to an external image processing device 515. In addition, the data conversion device 10 can also provide power status indication, read/write status indication and the like through the chip. Accordingly, the data conversion device 10 can also have an output interface such as a power indicator light and a read/write indicator.

When the chip receives the write command of the image processing device 515, the write command data format is USB data, and the chip can convert the USB data into the NVME protocol format data and send it to the NVME solid state hard disk 11; after receiving the image processing When the device 515 reads the command, the NVME protocol format data is converted into USB data and sent to the image processing device 515.

The data conversion device 10 can be exemplified with reference to FIG. 6 and FIG. 2 to FIG. 5 . The data conversion device 10 can also include the USB PHY chip 601 (corresponding to the first chip 1103 ). And an FPGA chip (equivalent to the second chip 1104). The USB interface of the USB PHY chip is USB3.0 interface, and the model of the USB PHY chip can be CY3014. The FPGA chip 602 has a PCIE interface. The USB PHY chip 601 and the FPGA chip 602 are parallel interfaces, and a GPIF interface can be adopted.

In this embodiment, the USB PHY chip 601 implements mutual conversion of the USB protocol to the parallel interface. Since the USB protocol-related functions are completed by the USB PHY chip 601, the FPGA chip 602 can simplify the FPGA chip 602 without considering a complicated USB protocol. The difficulty of implementing the internal functions, that is, although the introduction of the USB PHY chip will increase the hardware cost, the FPGA development cost can be greatly reduced, and the overall cost still has considerable advantages.

The FPGA chip 602 includes a USB_DMA module 6022, a CPU 6021, a PCIE driver module 6024, and a DDR control module 6023. These function modules can be implemented programmatically. The USB_DMA module 6022 interacts with the USB PHY chip 601 through a parallel interface and other control signal interfaces, and can implement data transmission and reception of the FPGA chip 602 and the USB PHY chip 601. From the data writing direction, the USB_DMA module 6022 is buffered into the DDR chip 1106a after receiving the data from the USB PHY chip; from the data reading direction, the USB_DMA module 6022 can read data from the DDR chip 1106a. To the USB PHY chip 601, the USB_DMA module 6022 can improve the data transmission efficiency, reduce the CPU load inside the FPGA, avoid the read/write speed drop caused by the CPU bottleneck, and increase the read/write data bandwidth as much as possible.

The FPGA chip 602 is connected to the NVME solid state hard disk 11 through the PCIE interface to implement data transmission and reception of the FPGA chip 602 and the NVME solid state hard disk 11.

The processor CPU 6021 (equivalent to the processing module 1104b) on the FPGA chip 602 manages the transfer of data from the two interfaces of the FPGA chip 602 such that the external host 12 needs to access the NVME solid state drive 11 through the FPGA chip 602. The CPU 6021 interacts with the USB_DMA module 6022, the PCIE driver module 6024, and the DDR control module 6023 via the AXI bus.

When the external host 12 needs to write data to the NVME solid state hard disk 11, the external host 12 sends USB data to the USB PHY chip 601 according to a customized command format through the USB interface, and the USB PHY chip 601 receives the data of the external host 12 and then USB. The data is converted into parallel interface data and sent to the USB_DMA module 6022 inside the FPGA chip 602. After receiving the data, the USB_DMA module 6022 writes the address of the preset DDR chip 1106a, and then generates an interrupt to notify the CPU 6021 inside the FPGA chip 602. The CPU 6021 analyzes the notification message to obtain the destination address to be written to the NVME SSD 11, and then the CPU 6021 converts the data acquired from the DDR chip 1106a into data in the NVME protocol format, and transmits the NVME IO WRITE to the NVME solid state drive 11. The command carries the data to be written in the NVME IO WRITE command and writes to the NVNE SSD 11.

When the external host 12 needs to read data from the NVME solid state hard disk 11, first, the external host 12 sends a read command to the USB PHY chip 601 according to a predefined format through the USB interface, and the USB PHY chip 601 receives the read command and converts it into parallel interface data. Forwarded to the USB_DMA module 6022 inside the FPGA chip 602, the USB_DMA module 6022 writes a predefined DDR address after receiving the read command, and then generates an interrupt, informing the CPU 6021 on the FPGA chip 602 that the CPU 6021 analyzes the read command and acquires the read. According to the access parameters, the CPU 6021 controls the PCIE driver module 6024 to send an NVME IO READ command to the NVME solid state disk 11 according to the access parameters, and the NVME solid state disk 11 sends the NVME protocol format data to the DDR through the PCIE interface according to the access parameters. In the chip 1106a, the CPU 6021 then reads the data of the NVME protocol format from the DDR chip 1106a and converts it into parallel interface data, and the control DMA module 6023 transmits the converted parallel interface data to the external host 12.

A DDR chip 1106a is connected to the periphery of the FPGA for data buffering. Data from both the external host 12 and the NVME SSD 11 can be cached in the DDR chip 1106a, and the data is managed by the CPU 6021 on the FPGA chip 602. .

Because the power consumption of the FPGA chip is high, the USB interface of the USB PHY is difficult to drive the entire card reader, so the data conversion device 10 can provide the FPGA chip 602, the USB PHY chip 601, and the NVME solid state disk 11 through the DC power supply of the DC power supply interface. power supply.

It can be seen that the image processing device 515 does not need to implement the NVME protocol, and the NVME protocol is implemented by the FPGA chip 602. The image processing device 515 only needs to use the NVME solid state hard disk 11 as a general large-capacity storage device, so that the existing device is not required to be modified. The embodiments provided are more versatile.

FIG. 7 is a partial schematic structural view of a chip 70 in another embodiment. The chip 70 can be used as a component of the structure of the data conversion device 10 described above, or can provide corresponding functions for a part of other products.

As shown in Figure 7, the chip 70 includes a second interface 1102, a parallel interface 702, and a protocol conversion device 701;

The second interface 1102 can be connected to the NVME solid state hard disk 11 and can be, for example, a PCIE interface, a U.2 interface, or the like. The parallel interface 702 is connected to an external device (such as the first chip 1103 in FIG. 2, but does not exclude the connection of other external devices).

The function of the protocol conversion device 701 can be similar to that of the second chip 1104 in FIGS. 2 and 3. For example, when receiving a write command from the external device, the format of the write data carried by the write command may be converted into an NVME protocol format, and then sent to the second interface 1102 to be written to the NVME solid state hard disk 11; The NVME protocol format data in the NVME solid state hard disk is converted into parallel interface data and sent to the parallel interface 702 when a read command from the external device is received.

The type of the chip 70 may be a chip having a programming function, such as an FPGA chip or the like. The function of the protocol conversion device 701 can be implemented by software or by hardware or a combination of hardware and software. For example, the protocol conversion device 701 may include a plurality of functional modules to cooperatively perform the functions of the protocol conversion device 701. For an example, reference may be made to the functions of the components of the second chip 1104 in FIG. . Referring to FIG. 8, the function module may have a DMA module 1104a, a second interface driver module 1104c connected to the second interface 1102, and a processing module 1104b. The functions of the modules and the principle of cooperative operation may refer to the description of the corresponding module in FIG. I will not repeat them here.

In addition, referring to FIG. 9, the chip 70 can also be connected to a cache chip. The cache chip is exemplified by a DDR chip 1106a. The chip can also include a DDR control module 1104d. The chip can pass the DDR control module before performing data format conversion. 1104d first caches data from an external device or data from an NVME solid state drive into DDR chip 1106a.

Figure 10 is a partial structural schematic view of an embodiment of another chip. The chip 90 has more data conversion functions than the chip of FIG. 7. The chip 90 can be used to implement some functions of the data conversion device 10, and can also achieve its functions on other products that require data conversion.

The chip 90 includes a second interface 1102, a USB interface 901, and a protocol conversion device 902;

The second interface 1102 is connected to the NVME solid state hard disk 11 through the USB interface 901. Similarly, the second interface 1102 may be an interface supporting the NVME protocol such as a PCIE interface.

The protocol conversion device 902 in the chip 90 may have a function of directly converting data of USB data and NVME protocol format to each other. The process can be embodied as: converting the USB data into the NVME protocol format data, and sending the data to the second interface 1102; and when receiving the read command from the external host, converting the NVME protocol format data in the NVME solid state hard disk 11 into USB data, Give the USB interface 901.

Figure 11 provides a partial flow of an embodiment of a data conversion method. The various steps of the flow can be performed by the data conversion device 10, but the method is not limited to being executable only by this device.

In step S110, receiving a write command or a read command of an external host;

S111, when receiving the write command of the external host 12, converting the format of the write data carried by the write command into the NVME protocol format, and then writing the address space corresponding to the NVME solid state hard disk 11 (S112);

S113, when receiving the read command from the external host 12, reading the data in the NVME protocol format from the address space corresponding to the read command, and converting the data into the first format and sending the data to the external host 12 (S114), the first format and The interface type of the external host 12 corresponds.

As an example, the data conversion between the data of the first format and the data of the NVME protocol format can be performed in stages. For example, when the data of the first format is converted into the data of the NVME protocol format, the write command can be written first. The data is converted into parallel interface data, and the parallel interface data is converted into data of the NVME protocol format; when the data of the NVME protocol format needs to be converted into the data of the first format, the NVME protocol format data can be first converted into a parallel interface. Data, and then converting the parallel interface data into data in a first format.

It can be understood whether the data conversion between the data of the first format and the data of the NVME protocol format is performed in stages, and can be determined in several stages according to the needs of the designer, for example, referring to the chip structure shown in FIG. In this design, data in the first format (for example, USB data) can be directly converted into data in the NVME protocol format, or data in the NVME protocol format can be converted into data in the first format (for example, USB data).

Corresponding to the embodiment of the aforementioned data conversion method, the method can also be performed by the data conversion device provided by the present application. The embodiment of the data conversion device can be implemented by software, or the device can be loaded into the data conversion device 10 in FIG. 1 or the chip shown in FIG. 7 and FIG. 10 by a combination of software and hardware. Taking the software implementation as an example, as a logical device, it can be described by using FIG. 12-14.

Referring to FIG. 12, the data conversion device 200 may include:

The first interface driving module 201 can receive a write command or a read command of the external host 12, and notify the protocol conversion module; and interact with the external host 12 to data in the first format;

The second interface driving module 203 can exchange data with the NVME solid state hard disk 11;

The protocol conversion module 202 can convert the format of the write data carried by the write command into the NVME protocol format when receiving the write command of the external host 12, and then notify the second interface driver module 203 to write the corresponding to the NVME solid state drive 11 The address space of the NVME protocol format is read from the address space corresponding to the read command, and converted into the data of the first format, and then notified to the first interface driver module 201 to be sent to the external device. Host 12.

Referring to FIG. 13, as an example, the protocol conversion module 202 can include a first protocol conversion module 2021 and a second protocol conversion module 2022;

The first protocol conversion module 2021 can convert the data of the first format into parallel interface data, and convert the parallel interface data into data of the first format;

The second protocol conversion module 2022 can convert the parallel interface data into data in the NVME protocol format; and convert the data in the NVME protocol format into parallel interface data.

Referring to FIG. 14, the second protocol conversion module 2022 may include: a DMA module 2022a and a processing module 2022b;

The DMA module 2022a may store the read/write command of the external host 12 into the cache chip 1106, notify the processing module 2022b of the cache address, and transfer the read data from the cache chip 1106 to the first according to the cache address notified by the processing module 2022b. a protocol conversion module 2021;

The processing module 2022b may acquire a read command according to the cache address notified by the DMA module 2022a, analyze the read command to determine an access parameter including a corresponding address space, and access the NVME solid state hard disk by using the second interface driving module 203 according to the access parameter, The data returned by the NVME solid state hard disk is cached in the cache chip 1106, and the DMA module 2022a is notified of the cache address of the data; or

Obtaining a write command according to the cache address notified by the DMA module 2022a, determining an access parameter including the corresponding address space by analyzing the write command, and writing the write data carried by the write command to the NVME SSD.

The data conversion device 200 can be applied to various application scenarios, for example, can be connected to an external host having a USB interface, and thus, the data of the first format can include USB data.

In some examples, the functionality of each of the logic modules in data conversion device 200 may have similar functionality to the modules of FIG.

The embodiments described above are merely illustrative, wherein the units described as separate components may or may not be physically separate, and the components displayed as units may or may not be physical units, ie may be located A place, or it can be distributed to multiple network units. Some or all of the modules may be selected according to actual needs to achieve the objectives of the present application. Those of ordinary skill in the art can understand and implement without any creative effort.

The above is only the preferred embodiment of the present application, and is not intended to limit the present application. Any modifications, equivalent substitutions, improvements, etc., which are made within the spirit and principles of the present application, should be included in the present application. Within the scope of protection.

Claims

A data conversion device, comprising: a data processing device, the data processing device comprising a first interface and a second interface; wherein

The first interface is configured to connect to an external host to transmit data in a first format to the external host in both directions;

The second interface is used to connect to an NVME solid state drive;

The data processing device is configured to convert the data of the first format into data of an NVME protocol format and send the data to the NVME solid state hard disk when receiving the write command of the external host; and receive the external host When the command is read, the NVME protocol format data in the NVME solid state drive is converted into the data in the first format and sent to the external host.
A data conversion device according to claim 1, wherein

The data processing device includes a first chip and a second chip connected to the first chip through the inter-chip interface, the first interface is located on the first chip, and the second interface is located on the second chip;

The first chip is used for data format conversion and data transmission between the external host and the second chip; the second chip is used for data format conversion and data transmission between the first chip and the NVME solid state hard disk.
The data conversion device according to claim 2, wherein said data processing device further comprises a cache chip connected to said second chip, wherein said second chip is to be externally hosted before performing data format conversion Data or data from the NVME SSD is cached to the cache chip.
The data conversion device according to claim 2, wherein the second chip further comprises an internal cache, wherein the second chip first compares the data from the external host or from the NVME before performing data format conversion The data of the SSD is cached to the internal cache.
The data conversion device according to claim 2, wherein the first chip is a USB PHY chip, the first interface is a USB interface; the second chip is a programmable logic device, and the inter-chip interface For the parallel interface.
The data conversion device according to claim 1, wherein the second interface is a PCIE interface or a U.2 interface.
The data conversion device according to claim 3, wherein the second chip comprises a DMA module, a processing module, and a second interface driving module connected to the second interface;

The DMA module is configured to store a read/write instruction of an external host into the cache chip, notify the processing module of the cache address, and read data from the cache chip according to the cache address notified by the processing module, through the inter-chip interface. Transfer to the first chip;

The processing module is configured to acquire a read instruction according to a cache address notified by the DMA module, and analyze the read instruction to determine An access parameter including a corresponding address space, accessing the NVME solid state hard disk by using the second interface driving module according to the access parameter, buffering data returned by the NVME solid state hard disk in the cache chip, and notifying the DMA module of the cache address of the data ;or

Obtaining a write instruction according to the cache address notified by the DMA module, analyzing the write command to determine an access parameter including a corresponding address space, and writing the write data carried by the write command to the NVME solid state through the second interface driving module In the hard drive.
The data conversion device according to claim 1, wherein said data processing device further comprises an independent power supply module that is powered independently of the first interface.
The data conversion device according to claim 8, wherein the maximum power input capability of the independent power supply module is greater than the maximum power input capability of the first interface.
A chip, comprising: a second interface, a parallel interface, and a protocol conversion device;

The second interface is used to connect to an NVME solid state drive;

The parallel interface is used to connect with an external device;

The protocol conversion device is configured to convert parallel interface data into data of an NVME protocol format and send the data to the NVME solid state hard disk when receiving a write instruction from the external device; receiving the read of the external device When instructing, the NVME protocol format data in the NVME solid state hard disk is converted into parallel interface data and sent to the parallel interface.
The chip of claim 10 wherein:

The protocol conversion device includes a DMA module connected to the parallel interface, a second interface driver module connected to the second interface, and a processing module;

The DMA module is configured to store a read/write instruction of an external device into the cache chip, notify the processing module of the cache address, and read data from the cache chip according to the buffer address of the notification of the processing module through the inter-chip interface. Transmission to an external device;

The processing module is configured to acquire a read instruction according to a cache address notified by the DMA module, analyze the read instruction to determine an access parameter including a corresponding address space, and access the NVME solid state hard disk by using the second interface driving module according to the access parameter. Caching the data returned by the NVME SSD in the cache chip and notifying the DMA module of the cache address of the data; or

Obtaining a write command according to the cache address notified by the DMA module, analyzing the write command to determine an access parameter including a corresponding address space, and writing the write data carried by the write command to the NVME solid state hard disk through the second interface driving module in.
The chip according to claim 10, further comprising a cache chip control module for Connected to an external cache chip, the corresponding data is written or read to the external cache chip according to the read command or the write command.
The chip according to claim 10, wherein the second interface is a PCIE interface or a U.2 interface.
A chip, comprising: a second interface, a USB interface, and a protocol conversion device;

The USB interface is used to connect with an external host;

The second interface is used to connect with an NVME solid state hard disk;

The protocol conversion device is configured to convert USB data into data in an NVME protocol format and send the data to the second interface when receiving the write command from the external host; when receiving the read command from the external host, The NVME protocol format data in the NVME solid state drive is converted into USB data and sent to the USB interface.
A data conversion method, comprising the steps of:

When receiving the write command of the external host, converting the format of the write data carried by the write command into the NVME protocol format, and then writing the address space corresponding to the NVME solid state hard disk; when receiving the external host read command, the read command The data in the NVME protocol format is read in the address space corresponding to the instruction, and converted into the data in the first format and sent to the external host, where the first format corresponds to the interface type of the external host.
The method of claim 15 wherein:

Converting the format of the write data carried by the write command to the NVME protocol format includes:

Converting the write data carried by the write command into parallel interface data, and converting the parallel interface data into data in an NVME protocol format;

Converting the NVME protocol format data into the data of the first format includes:

The NVME protocol format data is converted into parallel interface data, and the parallel interface data is converted into the data of the first format.
The method of claim 15 wherein the data in the first format comprises USB data.
A data conversion device, comprising:

a first interface driving module, configured to receive a write command or a read command of the external host, and notify the protocol conversion module; and interact with the external host in the first format data;

a second interface driving module, configured to exchange data with the NVME solid state hard disk;

The protocol conversion module is configured to convert the format of the write data carried by the write command into an NVME protocol format when receiving the write command of the external host, and then notify the second interface driver module to write the address space corresponding to the NVME solid state drive When the external host read command is received, the NVME protocol is read from the address space corresponding to the read command. The formatted data is converted into the data of the first format and then notified to the first interface driver module to be sent to the external host.
The device of claim 18 wherein:

The protocol conversion module includes a first protocol conversion module and a second protocol conversion module;

The first protocol conversion module is configured to convert data in a first format into parallel interface data, and convert the parallel interface data into data in a first format;

The second protocol conversion module is configured to convert the parallel interface data into data in an NVME protocol format; and convert data in an NVME protocol format into the parallel interface data.
The apparatus according to claim 19, wherein the second protocol conversion module comprises: a DMA module and a processing module;

The DMA module is configured to store an external host read/write instruction into the cache chip, notify the processing module of the cache address, and transmit data read from the cache chip to the first protocol according to the buffer address of the notification of the processing module. Conversion module

The processing module is configured to acquire a read instruction according to a cache address notified by the DMA module, analyze the read instruction to determine an access parameter including a corresponding address space, and access the NVME solid state hard disk by using the second interface driving module according to the access parameter. , buffering the data returned by the NVME SSD, and notifying the DMA module of the cache address of the data; or

Obtaining a write command according to the cache address notified by the DMA module, analyzing the write command to determine an access parameter including a corresponding address space, and writing the write data carried by the write command to the NVME solid state hard disk through the second interface driving module in.
The apparatus of claim 18 wherein said first format of data comprises USB data.
An image system, comprising: an image capturing device and a data conversion device;

The image capturing device includes a PCIE interface for detachably connecting the NVME solid state hard disk;

The data conversion device includes at least one chip, and the chip includes:

a PCIE interface for detachably connecting the NVME solid state drive;

a USB interface for connecting an external image processing device;

The chip is configured to convert USB data into NVME protocol format data and send the data to the NVME solid state hard disk when receiving the write instruction of the image processing device; when receiving the read instruction of the image processing device, The NVME protocol format data is converted into USB data and sent to the image processing device.
The image system according to claim 22, wherein said image capturing device comprises a cloud platform, said cloud platform being detachably mounted on a drone, said cloud platform being configured to carry a camera, and said The camera is stabilized.