WO2008123406A1 - Data drive type processing device and its order/merging control device - Google Patents

Data drive type processing device and its order/merging control device Download PDF

Info

Publication number
WO2008123406A1
WO2008123406A1 PCT/JP2008/056043 JP2008056043W WO2008123406A1 WO 2008123406 A1 WO2008123406 A1 WO 2008123406A1 JP 2008056043 W JP2008056043 W JP 2008056043W WO 2008123406 A1 WO2008123406 A1 WO 2008123406A1
Authority
WO
WIPO (PCT)
Prior art keywords
node
dai
queue
order
drive type
Prior art date
Application number
PCT/JP2008/056043
Other languages
French (fr)
Japanese (ja)
Inventor
Tetsuro Sato
Huminori Kawaguchi
Original Assignee
Nodc Incorporated
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nodc Incorporated filed Critical Nodc Incorporated
Priority to JP2009509192A priority Critical patent/JP5256193B2/en
Publication of WO2008123406A1 publication Critical patent/WO2008123406A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/82—Architectures of general purpose stored program computers data or demand driven

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

[PROBLEMS] To enable parallel operation between a plurality of merging nodes and maintain an order of packets. [MEANS FOR SOLVING PROBLEMS] If OD = '1', bit DAi corresponding to a destination address DA indicating a branch destination direction from a node (111) is supplied to a data input end of a 1-bit latch of input stage (113a) of a queue (113). If DAi = '1', the node (111) branches and transfers a packet to a node (117) and transfers DAi='1' to the input stage (113a) of the queue (113). After N stages, packets corresponding to the N stages are held in a node (115) while SEL='1' corresponding to the DAi='1' is supplied to a selection control input end of a multiplexer (110M) and a node (110) selects the node (115) side. A transfer control circuit (110C) of the node (110) maintains ACK to output means (113b) of the queue (113) to be inactive except for the case when an adjacent bit CN is '1'.
PCT/JP2008/056043 2007-03-28 2008-03-28 Data drive type processing device and its order/merging control device WO2008123406A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009509192A JP5256193B2 (en) 2007-03-28 2008-03-28 Data-driven processing device and its sequential confluence control device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007083594 2007-03-28
JP2007-083594 2007-03-28

Publications (1)

Publication Number Publication Date
WO2008123406A1 true WO2008123406A1 (en) 2008-10-16

Family

ID=39830891

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2008/056043 WO2008123406A1 (en) 2007-03-28 2008-03-28 Data drive type processing device and its order/merging control device

Country Status (2)

Country Link
JP (1) JP5256193B2 (en)
WO (1) WO2008123406A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011523109A (en) * 2008-11-25 2011-08-04 株式会社日立製作所 Storage system with function to detect write completion
JP2021043580A (en) * 2019-09-09 2021-03-18 キオクシア株式会社 Memory system and garbage collection control method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5723166A (en) * 1980-07-17 1982-02-06 Fujitsu Ltd Parallel data processing system driven by tree structure data
JPH03233740A (en) * 1990-02-09 1991-10-17 Sharp Corp Memory access device
JP2005227887A (en) * 2004-02-10 2005-08-25 Sharp Corp Data-driven information processor and method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5723166A (en) * 1980-07-17 1982-02-06 Fujitsu Ltd Parallel data processing system driven by tree structure data
JPH03233740A (en) * 1990-02-09 1991-10-17 Sharp Corp Memory access device
JP2005227887A (en) * 2004-02-10 2005-08-25 Sharp Corp Data-driven information processor and method

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011523109A (en) * 2008-11-25 2011-08-04 株式会社日立製作所 Storage system with function to detect write completion
JP2021043580A (en) * 2019-09-09 2021-03-18 キオクシア株式会社 Memory system and garbage collection control method
JP7321851B2 (en) 2019-09-09 2023-08-07 キオクシア株式会社 Memory system and garbage collection control method

Also Published As

Publication number Publication date
JP5256193B2 (en) 2013-08-07
JPWO2008123406A1 (en) 2010-07-15

Similar Documents

Publication Publication Date Title
US7924863B2 (en) Device and method for processing data chunks
US8243737B2 (en) High speed packet FIFO input buffers for switch fabric with speedup and retransmit
JP2005518018A5 (en)
WO2008088954A3 (en) Service insertion architecture
DE602006018280D1 (en) PROGRAMMING PARALLEL I2C SLAVE DEVICES
AU2003259978A8 (en) Store and forward switch device, system and method
WO2011094211A3 (en) Reducing latency in serializer-deserializer links
IN2011CN06800A (en)
JP2009510656A5 (en)
EP1835414A3 (en) Reduction processing method for parallel computer, and parallel computer
WO2008097168A3 (en) Flexible radio link control packet data unit length
CN103716297A (en) Method for implementing a multi-chip module with a high-rate interface
WO2008070414A3 (en) Multiplexing/demultiplexing on a shared interface
RU2007111857A (en) RING NETWORK, COMMUNICATION DEVICE AND OPERATIONAL MANAGEMENT METHOD USED FOR THE RING NETWORK AND COMMUNICATION DEVICE
TW556077B (en) Controller for improving buffer management efficiency and the buffer management method
WO2008123406A1 (en) Data drive type processing device and its order/merging control device
Gharan et al. A novel virtual channel implementation technique for multi-core on-chip communication
WO2009011033A1 (en) Testing apparatus, circuit apparatus and program
BR112013000088A2 (en) computer system and method to operate the same
US11803391B2 (en) Self-scheduling threads in a programmable atomic unit
WO2002027464A3 (en) Asynchronous implementation of a multi-dimensional, low latency, first-in, first-out (fifo) buffer
CN104255004B (en) Straight-through forwarding module and the method for receiving and launching data frame under straight-through forward mode
TW200801955A (en) System and method for performing scatter/gather direct memory access transfers
WO2010122896A1 (en) Data transmission system, data transmission method, and data transmission apparatus
TW200629080A (en) Method and apparatus for implementing heterogeneous interconnects

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 08739167

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 2009509192

Country of ref document: JP

Kind code of ref document: A

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 08739167

Country of ref document: EP

Kind code of ref document: A1