WO2005119901A1 - Receiver and method for wireless communications terminal - Google Patents
Receiver and method for wireless communications terminal Download PDFInfo
- Publication number
- WO2005119901A1 WO2005119901A1 PCT/US2005/014192 US2005014192W WO2005119901A1 WO 2005119901 A1 WO2005119901 A1 WO 2005119901A1 US 2005014192 W US2005014192 W US 2005014192W WO 2005119901 A1 WO2005119901 A1 WO 2005119901A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- phase
- signal
- error
- quadrature
- input
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D3/00—Demodulation of angle-, frequency- or phase- modulated oscillations
- H03D3/007—Demodulation of angle-, frequency- or phase- modulated oscillations by converting the oscillations into two quadrature related signals
- H03D3/009—Compensating quadrature phase or amplitude imbalances
Definitions
- This invention relates to a receiver for use in wireless communications and a method and terminal using it.
- the invention relates to a direct conversion receiver capable of demodulating a frequency modulated (FM) RF (radio frequency) signal by resolution and use of in-phase (I) and quadrature (Q) components of the modulated signal.
- FM frequency modulated
- I in-phase
- Q quadrature
- FIG. 1 is a schematic block circuit diagram of a known direct conversion RF receiver.
- FIG. 2 is a graph of calculated inner product L versus imbalance phase angle a illustrating a relationship useful in embodiments of the invention
- FIG. 3 is a schematic block circuit diagram of a direct conversion RF receiver embodying the invention.
- FIG. 4 is a schematic block circuit diagram of another direct conversion RF receiver embodying the invention.
- FIG. 5 is a graph of detector output versus local oscillator frequency offset illustrating a relationship useful in the circuit shown in FIG. 4.
- FIG. 6 is a graph of phase imbalance angle versus slot number (algorithm cycle) for a simulated actual imbalance and a calculated imbalance using signal processing embodying the invention.
- FIG. 7 is a graph of amplitude imbalance versus slot number for a simulated actual imbalance and a calculated imbalance using signal processing embodying the invention.
- FIG. 1 shows a known RF direct conversion FM receiver 100 illustrating the problem to be addressed by the present invention.
- An incoming FM signal x(t) is delivered via an input path 101 having branched connections 103, 105 respectively to two mixers 107, 109.
- a local oscillator 111 generates a reference signal having the same frequency as the carrier frequency of the incoming signal x(t).
- a first component of the reference signal is applied directly to the mixer 107 where it is multiplied with the input signal x(t) .
- a second component of the reference signal is applied to a phase shifter 113 and a phase shifted output of the phase shifter 113 is applied to the mixer 109 where it is multiplied with the input signal x(t).
- phase shifter 113 in combination with the mixers 107 and 109 is intended to introduce a phase shift of 90 degrees with unity gain between the components of the reference signal applied to the mixers 107 and 109, in practice a phase shift slightly different from 90 degrees and a gain slightly different from unity are introduced.
- An output signal from the mixer 107 is passed through a low pass filter (LPF) 115 to produce an output in-phase component signal I(t) and an output signal from the mixer 109 is passed through a low pass filter (LPF) 117 to produce an output quadrature component signal Q(t).
- LPF low pass filter
- the imbalance in amplitude introduced into the output of the mixer 109 is shown in block 119 as an imbalance gain A.
- the input signal may be represented as :
- ⁇ is RF carrier frequency of the input RF signal x(t), /is oscillator arbitrary phase and ⁇ (t) is the frequency modulation of x(t) to be detected.
- x(t) I(t)+j*Q(t), where I(t) and Q(t) are in-phase and quadrature components of x(t).
- A represents the amplitude imbalance and a represents the phase imbalance angle between the phase angles of I(t) and Q(t).
- I(t) and Q(t) are periodically processed in a manner to be described later to estimate and eliminate these imbalances and the resulting adjusted components are combined to construct the modulation signal ⁇ (t) to provide an audio signal output.
- T The value of T is chosen based on required immunity to noise.
- X is not equal to zero.
- X « Z Two examples when this condition applies are as follows: 1.
- tone FM modulation an audio tone that is FM modulated; for example a 150 Hz PL tone that is FM modulated with a 500 Hz deviation
- I is then orthogonal to Q (L « Z) .
- X «Z For tone FM modulation and large modulation indexes we get X «Z (L « Z) . This is true for any ⁇ but not for any local oscillator frequency error.
- the local oscillator (LO) has a frequency error which is 0, f m /2 , f m , > f m / 2 etc. then X will not be zero. However, if such a frequency error can be detected the LO frequency can be adjusted to overcome the problem as described later.
- FIG. 2 illustrates the relationship between L and a.
- a curve CI which is a graph of L (units V 2 ) plotted against phase angle ( a) PH2 in degrees is shown in FIG. 2.
- the curve Cl reaches a trough when PH2 reaches a minimum value PH2_opt . This corresponds to a minimum value of L which is L(PH2_opt).
- a circuit 200 for use in this example is shown in FIG. 3.
- components having the same reference numerals as in FIG. 1 have the same function.
- the output signal I(t) passed by the low pass filter (LPF) 115 is sampled by a connection 201 and the output signal Q(t) passed by the low pass filter (LPF) 117 is sampled by a connection 203.
- the respective sampled signals are provided as respective inputs to a processor 205 which squares the respective inputs and estimates a value of a factor A which is an estimated amplitude imbalance. This is determined as
- An output signal from the processor 205 is an amplitude imbalance correction signal indicating a value of 1/A.
- This correction signal is applied via a connection 202 to an amplitude modifier 207 which modifies the amplitude of Q(t) by a factor of ⁇ /A to eliminate the detected amplitude imbalance A.
- the output signal passed by the low pass (LPF) filter 115 representing the component I(t) is sampled by a connection 210 having a first branch 223 connected to a DC estimator 225 which estimates a DC value.
- the output signal Q(t) passed by the low pass filter (LPF) 117 is sampled by a connection 208 having a branch 217 connected to a DC estimator 219 which estimates a DC value of the signal Q(t) .
- Output signals from the DC estimators 219 and 225 are delivered to an arbitrary phase estimator 221 which uses the two signals to estimate the arbitrary phase angle ⁇ in a manner described later.
- An output signal from the arbitrary phase estimator 221 representing the arbitrary phase angle ⁇ is provided via a connection 227 to processors 211 and 215 described further below.
- the connection 210 is also connected directly to the processor 215.
- the connection 209 is connected to a phase shifter PH2 209 which in turn is connected to the processor 211.
- i is the index of ⁇ .
- Processors 211 and 215 phase shift Q(t) and I(t) by ⁇ . for each value CC. .
- Output signals from the processors phase shifters 211 and 215 are multiplied by a mixer 213 producing an output signal which is supplied to a further processor 212 which calculates a parameter L' for each CC.
- An output signal from the processor 212 represents the parameter L referred to earlier and is applied to a memory and processing unit which records the value of L accordingly.
- a phase shift control signal is applied from the memory and processing unit 214 via a connection 216 to the phase shifter PH2.
- the phase shift control signal operates to apply at the phase shifter PH2 a phase shift which has a phase shift angle varying in steps from -5 degrees to +5 degrees in 0.2 degree steps in a single sweep (or multiple sweeps in which the steps become smaller from sweep to sweep) .
- the corresponding value of L generated at the processor 212 is monitored at the unit 214 and the value of phase shift angle giving the minimum value of L is recorded. This corresponds to the minimum value of OC referred to earlier.
- a phase shift control signal corresponding to an equal and opposite value of this calculated phase angle is applied from the unit 214 via a connection 229 to a phase shifter PHI 231.
- a signal corresponding to the quadrature component Q (t) is applied from the low pass filter 117 via a connection 226 to the phase shifter PHI 231.
- the phase shifter PHI 231 thereby applies a phase angle adjustment which compensates for the detected phase imbalance angle ..
- An output from the phase shifter PHI 231 corresponding to a phase adjusted value of Q (t) is applied to a processor 218.
- a signal corresponding to the in-phase component I (t) is also applied as an input to the processor 218 via a connection 224.
- the processor 218 calculates a value of the quotient Q(t)/I(t) from its respective inputs and supplies a signal representing the result to a processor 230.
- the processor 230 calculates the value of the arctangent (arctg) of the input signal from the processor 218.
- An output signal from the processor 230 is applied to a further processor 232 which calculates the differential with respect to time t of the input signal.
- an output signal from the processor 233 is applied to an audio output.
- the audio output 233 includes a transducer such as an audio speaker which converts an electronic signal output from the processor 232 into an audio signal, e.g. speech information.
- phase shifter PH2 (and also by the phase shifter PHI) is actually implemented in accordance with the following mathematical analysis:
- I corr and Q corr are outputs of PH2 .
- PH2 ( and PHI ) are shown in the Q path but the actual implementation is using the last set of equations above .
- the CDCSS Continuous Digital Controlled Squelch System'
- the radio receiver (s) are equipped with tone or data responsive devices that allow audio signals to appear at the receiver audio output, select voice processing such as scrambling, select between voice or data, or control repeater functions, only when a carrier modulated with a specific tone or data pattern is received.
- the tone or data pattern must be continuously present for continuous audio output.
- the transmitter emitting the carrier shall be modulated with a continuous tone as in a CTCSS system ( Continuous Tone Controlled Squelch System' ) , whose frequency is the same as the tone required to operate the tone-responsive CTCSS device at the receiver output.
- the transmitter emitting the carrier shall in a similar manner be modulated with a continuous NRZ FSK data stream having the correct pattern to operate the data sensitive detector at the receiver output.
- the purpose of the defined system is to minimize the annoyance of hearing communications directed to others sharing the same carrier frequency or channel.
- each user may code his carrier to prevent the reception of audio signals by any uncoded or differently coded carriers.'
- CTCSS/CDCSS is thus sub-audio signalling using the above TIA protocol.
- L 0.
- An audio output signal can be constructed using the following relationship:
- FIG. 4 A circuit for use in this Example is shown in FIG 4.
- Components in FIG. 4 having the same reference numerals as components in FIG. 1 or FIG. 3 have the same function as such components and will not be described again.
- a connection 305 from the phase shifter PH2 209 is connected directly to the mixer 213 and a connection 327 from the output of the low pass filter 115 is connected directly to the mixer 213.
- the calculation of L by the processor 212 - to find a minimum value of L by sweeping through values of phase adjustment applied at the phase shifter PH2 209 - thereby includes no correction for arbitrary phase angle ⁇ as in the circuit
- the circuit 300 therefore detects and adjusts any problematic LO frequency offset as follows.
- the quadrature component Q(t) sampled by the connection 208 is further sampled by a connection 322 leading to a frequency error detector 320.
- the in-phase component I(t) is sampled by a connection 327 leading to the detector 320.
- the detector detects whether a frequency error in the series 0, f 12 , f , 3 f m /2 exists.
- FIG. 5 illustrates an output of the detector 320 as a function of frequency error or offset ⁇ f (Hz) .
- An error is detected when the output is above a threshold THR. If such an error is detected, a correction signal is generated and is applied via a connection 312 to the local oscillator 111 to adjust the reference frequency generated by the local oscillator 111 to compensate for the error so that the local oscillator frequency is not a problematic frequency, e.g. by moving the local oscillator frequency by 20Hz.
- the detector 320 operates the following correlation
- m( ⁇ ) is the samples of expected PL or end tone.
- the I path power is equal to Q path power : (The path power 1 ⁇
- FIG.s 6 and 7 show the results obtained.
- curve Cl indicates a simulated received phase angle imbalance
- curve C2 indicates a calculated phase angle imbalance using the estimation of the minimum value of L using the phase shifter PH2 209 and the processors 212 and 214.
- the phase imbalance (degrees) calculated by the adjustment algorithm closely tracks the actual phase imbalance.
- curve C3 indicates a simulated received amplitude imbalance
- curve C4 indicates a calculated amplitude imbalance using the processor 205.
- the amplitude imbalance (%) calculated by the adjustment algorithm closely tracks the actual amplitude imbalance.
- the ⁇ Slot No.' measured on the horizontal axis is each integration period of the algorithm.
- a slot of 150 msec is for example an integration period of 150msec.
- the algorithm in each case runs for 150 msec, calculates the required phase (FIG. 6) or amplitude (FIG. 7) adjustment (for slot 1) . Then it runs for another 150 msec, and calculates the adjustment (for slot 2) and so on.
- each processing device may comprise a digital signal processor programmed and operating in a manner known per se to carry out the required signal processing or calculation function (s) .
- the invention provides an improved method and apparatus for adaptive quadrature imbalance compensation in a direct conversion receiver.
- a memory of the radio may be programmed following manufacture to store a table of initial imbalance values versus RF frequency. During operation of the radio the imbalance values will change with time. Thus, updated imbalance information may be gathered in use as described in the above Examples and used to provide suitable compensation to maintain a suitable quality of audio output signal. The updated imbalance information may also be stored in the memory of the radio to replace the originally stored information.
- the receiver circuit 200 or 300 may be used in a conventional mobile station using direct conversion for FM wireless communication.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Noise Elimination (AREA)
- Superheterodyne Receivers (AREA)
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CA002567971A CA2567971A1 (en) | 2004-05-28 | 2005-04-25 | Receiver for use in wireless communications and method and terminal using it |
DE112005001234T DE112005001234T5 (en) | 2004-05-28 | 2005-04-25 | Receiver and method for a wireless communication terminal |
CN2005800173955A CN101010871B (en) | 2004-05-28 | 2005-04-25 | Receiver and method for wireless communications terminal |
AU2005251078A AU2005251078B2 (en) | 2004-05-28 | 2005-04-25 | Receiver and method for wireless communications terminal |
JP2007515092A JP2008501294A (en) | 2004-05-28 | 2005-04-25 | Receiver used for wireless communication, and method and terminal using the receiver |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0411888A GB2414609B (en) | 2004-05-28 | 2004-05-28 | Receiver for use in wireless communications and method and terminal using it |
GB0411888.1 | 2004-05-28 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005119901A1 true WO2005119901A1 (en) | 2005-12-15 |
Family
ID=32671187
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2005/014192 WO2005119901A1 (en) | 2004-05-28 | 2005-04-25 | Receiver and method for wireless communications terminal |
Country Status (7)
Country | Link |
---|---|
JP (1) | JP2008501294A (en) |
CN (1) | CN101010871B (en) |
AU (1) | AU2005251078B2 (en) |
CA (1) | CA2567971A1 (en) |
DE (1) | DE112005001234T5 (en) |
GB (1) | GB2414609B (en) |
WO (1) | WO2005119901A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101034904B (en) * | 2007-04-10 | 2011-11-09 | 鼎芯通讯(上海)有限公司 | Device and method for the FM radio to accurately search broadcasting station |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2437574B (en) | 2006-04-28 | 2008-06-25 | Motorola Inc | Receiver for use in wireless communications and method of operation of the receiver |
GB0723892D0 (en) | 2007-12-06 | 2008-01-16 | Cambridge Silicon Radio Ltd | Adaptive IQ alignment apparatus |
CN103973260B (en) * | 2014-04-23 | 2017-01-18 | 小米科技有限责任公司 | Signal processing chip, signal conversion circuit and pin configuration method of communication chip |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6009317A (en) * | 1997-01-17 | 1999-12-28 | Ericsson Inc. | Method and apparatus for compensating for imbalances between quadrature signals |
US6222878B1 (en) * | 1999-09-27 | 2001-04-24 | Sicom, Inc. | Communication system with end-to-end quadrature balance control |
US20030095589A1 (en) * | 2001-11-02 | 2003-05-22 | Gibong Jeong | Method and apparatus for estimating and correcting gain and phase imbalance in a code division multiple access system |
US20040190647A1 (en) * | 2003-03-24 | 2004-09-30 | Quorum Systems | Direct-conversion receiver system and method with quadrature balancing and DC offset removal |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5828955A (en) * | 1995-08-30 | 1998-10-27 | Rockwell Semiconductor Systems, Inc. | Near direct conversion receiver and method for equalizing amplitude and phase therein |
GB2326037A (en) * | 1997-06-06 | 1998-12-09 | Nokia Mobile Phones Ltd | Maintaining signals in phase quadrature |
WO2001058029A1 (en) * | 2000-02-04 | 2001-08-09 | Koninklijke Philips Electronics N.V. | Radio fm receiver |
-
2004
- 2004-05-28 GB GB0411888A patent/GB2414609B/en not_active Expired - Fee Related
-
2005
- 2005-04-25 CN CN2005800173955A patent/CN101010871B/en not_active Expired - Fee Related
- 2005-04-25 WO PCT/US2005/014192 patent/WO2005119901A1/en active Application Filing
- 2005-04-25 CA CA002567971A patent/CA2567971A1/en not_active Abandoned
- 2005-04-25 JP JP2007515092A patent/JP2008501294A/en not_active Withdrawn
- 2005-04-25 AU AU2005251078A patent/AU2005251078B2/en not_active Ceased
- 2005-04-25 DE DE112005001234T patent/DE112005001234T5/en not_active Withdrawn
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6009317A (en) * | 1997-01-17 | 1999-12-28 | Ericsson Inc. | Method and apparatus for compensating for imbalances between quadrature signals |
US6222878B1 (en) * | 1999-09-27 | 2001-04-24 | Sicom, Inc. | Communication system with end-to-end quadrature balance control |
US20030095589A1 (en) * | 2001-11-02 | 2003-05-22 | Gibong Jeong | Method and apparatus for estimating and correcting gain and phase imbalance in a code division multiple access system |
US20040190647A1 (en) * | 2003-03-24 | 2004-09-30 | Quorum Systems | Direct-conversion receiver system and method with quadrature balancing and DC offset removal |
Non-Patent Citations (3)
Title |
---|
ISAACS J. ET AL.: "Imbalance effects spread-spectrum demodulation.", CHALLENGES OF THE 1990'S.PROCEEDINGS OF THE, vol. 1, 24 April 1990 (1990-04-24), pages 605 - 614, XP010010374 * |
MILCOM ET AL., PROCEEDINGS., vol. 1, 7 October 2002 (2002-10-07), pages 369 - 376, XP010632130 * |
SIMOENS S. ET AL.: "New I/Q imbalance modeling and compensation of OFDM systems with frequency offset Personal, Indoor and Mobile Radio Communications.", THE 13TH IEEE INTERNATIONAL SYMPOSIUM ON., vol. 2, 15 September 2002 (2002-09-15), pages 561 - 566, XP010614288 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101034904B (en) * | 2007-04-10 | 2011-11-09 | 鼎芯通讯(上海)有限公司 | Device and method for the FM radio to accurately search broadcasting station |
Also Published As
Publication number | Publication date |
---|---|
CA2567971A1 (en) | 2005-12-15 |
JP2008501294A (en) | 2008-01-17 |
CN101010871B (en) | 2010-06-09 |
AU2005251078A1 (en) | 2005-12-15 |
DE112005001234T5 (en) | 2010-04-22 |
GB2414609B (en) | 2006-07-26 |
GB0411888D0 (en) | 2004-06-30 |
GB2414609A (en) | 2005-11-30 |
AU2005251078B2 (en) | 2009-04-09 |
CN101010871A (en) | 2007-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7203254B2 (en) | Method and system for synchronizing in a frequency shift keying receiver | |
RU2146416C1 (en) | Direct-detection digital-correction receiver | |
JP3744546B2 (en) | Variable of sampled signal C. Method and apparatus for compensating offset | |
AU685129B2 (en) | Communication system with signalling packet including a reference signal modulated in accordance with time-dependent law | |
JPH0884083A (en) | Signal detector | |
WO2004068815A1 (en) | Method and apparatus for frequency offset compensation | |
JP2002000023U (en) | Receiver including frequency deviation evaluator | |
EP1869779B1 (en) | Receiver for receipt and demodulation of a frequency modulated rf signal and method of operation therein | |
US7746960B2 (en) | Apparatus and method for compensating for I/Q mismatch in TDD system | |
WO2005119901A1 (en) | Receiver and method for wireless communications terminal | |
WO1996012365A1 (en) | Carrier acquisition technique for mobile radio qpsk demodulator | |
US20060062331A1 (en) | Demodulator for use in wireless communications and receiver, method and terminal using it | |
JPH03245628A (en) | Terminal equipment for time division multiplex accessing device | |
KR100760793B1 (en) | Correction of quadrature and gain errors in homodyne receives | |
KR100251586B1 (en) | Apparatus for automatic gain control of digital radio mobile telecommunication system | |
JP3388079B2 (en) | Receiver | |
US6389089B1 (en) | Method of searching for pilot signals | |
JPH03278733A (en) | Burst position detector | |
JP2003032314A (en) | Phase error correction method and device | |
JP5656750B2 (en) | Single carrier receiver | |
JP2005260705A (en) | Ofdm modem | |
KR19980043692A (en) | Frequency Tracking Device Using Maximum Ratio Combination in Multipath Fading Channel Environment | |
JP2003204366A (en) | Receiver | |
KR20120007867A (en) | Zero crossing demodulation based receiver and driving method thereof | |
KR20000033095A (en) | Adaptive burst synchronous demodulation apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2567971 Country of ref document: CA |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2005251078 Country of ref document: AU |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007515092 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 200580017395.5 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1120050012344 Country of ref document: DE |
|
ENP | Entry into the national phase |
Ref document number: 2005251078 Country of ref document: AU Date of ref document: 20050425 Kind code of ref document: A |
|
WWP | Wipo information: published in national office |
Ref document number: 2005251078 Country of ref document: AU |
|
122 | Ep: pct application non-entry in european phase | ||
RET | De translation (de og part 6b) |
Ref document number: 112005001234 Country of ref document: DE Date of ref document: 20100422 Kind code of ref document: P |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8607 |