WO2005013355A1 - Method of detaching a semiconductor layer - Google Patents
Method of detaching a semiconductor layer Download PDFInfo
- Publication number
- WO2005013355A1 WO2005013355A1 PCT/IB2004/002693 IB2004002693W WO2005013355A1 WO 2005013355 A1 WO2005013355 A1 WO 2005013355A1 IB 2004002693 W IB2004002693 W IB 2004002693W WO 2005013355 A1 WO2005013355 A1 WO 2005013355A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- wafer
- zone
- detachment
- embrittlement
- embrittlement zone
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
Definitions
- the present invention relates to a method of detaching a layer from a wafer of material chosen from among semiconductor materials, the method comprising the steps consisting of: - creating an embrittlement zone in the thickness of the wafer, the said embrittlement zone defining the layer to be detached in the thickness of the wafer, subjecting the wafer to a treatment for effecting the detachment of the layer, at the level of the embrittlement zone.
- Methods of this type are already known. These methods permit thin layers to be obtained with a possible thickness of the order of a micron or less.
- the layer may be of a semiconductor material such as silicon.
- the SMARTCUT® method is an example of a method making use of such steps.
- the surface of the thus created layers should generally conform to very strict surface state specifications. It is thus common to find roughness specifications which should not exceed 5 angstroms in rms (root mean square) value.
- Roughness measurements are generally performed using an atomic force microscope (AFM) . With this type of apparatus, roughness is measured on surfaces scanned by the point of the AFM microscope, from l x l ⁇ m 2 to 10 x 10 ⁇ m 2 , and more rarely, 50 x 50 ⁇ m 2 or even 100 x 100 ⁇ m 2 . It is likewise specified that it is possible to measure surface roughness by other methods, particularly using a measurement of haze".
- This method has the particular advantage of permitting rapid characterization of the uniformity of roughness over the whole of a surface.
- This haze arises from a method using the optical reflectivity properties of the surface to be characterized, and corresponds to an optical "background noise" given off by the surface due to its micro-roughness .
- the surface state specifications of detached layers are very strict in the semiconductor field.
- the roughness be as homogeneous as possible over the surface of the detached layer.
- the invention aims at providing a distribution of roughness which is as homogeneous as possible over the surface of the detached layer.
- the invention proposes a method of detachment of a layer from a wafer of material chosen from semiconductor materials, the method comprising the steps consisting of: - creating an embrittlement zone in the thickness of the wafer, the said embrittlement zone defining the layer to be detached in the thickness of the wafer, subjecting the wafer to a thermal treatment to perform detachment of the layer, at the level of the embrittlement zone, characterized in that : - during the creation of the embrittlement zone, a localized starting region of this zone is constituted, at the level of which the embrittlement zone locally has greater embrittlement, so that this starting region corresponds to a super-embrittled region of the embrittlement zone, and - the thermal treatment is performed so as to apply to the wafer a substantially homogeneous amount of heat over the whole embrittlement zone.
- the embrittlement zone is created by atomic species implantation, and the starting zone is created during the implantation by local implantation of an overdose of atomic species
- - the detachment treatment is thermal annealing
- - the annealing is performed so as to apply to the wafer an amount of heat corresponding to the energy necessary for effecting the detachment
- - different heating elements situated facing the wafer are selectively controlled during the annealing
- detachment is initiated at the level of the starting region during annealing
- - the detachment propagates from the starting zone over the whole extent of the embrittlement zone.
- Figure 1 is a schematic assembly diagram of an annealing device which may be used in the invention, corresponding to a first embodiment of such a device
- Figure 2 is a more detailed schematic diagram of a portion of this device
- Figure 3 is a schematic diagram of an annealing device which may be used in the invention, corresponding to a second embodiment of such a device.
- a first step of the method according to the invention consists of creating an embrittlement zone, defining a layer to be detached, within the thickness of a semiconductor material wafer.
- the wafer may be, for example, of silicon.
- this creation of the embrittlement zone may be effected by implantation of atomic species. According to the state of the art, such implantation is usually performed so as to define a uniform concentration of implanted atomic species in the embrittlement zone. To this end, the implantation dose is thus normally the same for all the regions of the embrittlement zone.
- this implantation is on the contrary performed by locally creating an implantation overdose in a predetermined region of the wafer.
- This region of the wafer will thus receive a greater dose of atomic species than the remainder of the wafer.
- this local implantation overdose may be obtained by first implanting the wafer in a spatially homogeneous manner, then by later locally implanting an overdose into the desired region.
- it may likewise be envisaged to displace the species beam of an implanter over the wafer surface, so as to sweep the surface of this wafer.
- the kinematics of beam displacement over the wafer surface will be defined so as to perform a spatially homogeneous implantation on the wafer surface, except for the desired specific region into which it is desired to implant an overdose and above which the implanter is immobilized for a time sufficient to create this overdose.
- the wafer is fixed and it is the implanter beam which is displaced. It is likewise possible to displace the wafer in a controlled manner, facing a fixed beam.
- the embrittlement zone thus created will thus comprise a region having a locally greater concentration of implanted species.
- this region (which corresponds to a starting region, as will be seen) is at a super-embrittled region of the embrittlement zone.
- This super-embrittled region is preferably situated at the periphery of the wafer.
- the step of constituting the embrittlement zone has thus been performed so as to create in this zone a localized region where the embrittlement zone has a greater embrittlement locally, so that this region corresponds to a super-embrittled region of the embrittlement zone.
- This region of the embrittlement zone will conventionally be termed the "starting region"; the meaning of this term will become apparent hereinafter.
- this region of the embrittlement zone is localized; it may for example be a region which covers an angular sector of the order of several degrees at the periphery of the embrittlement zone. It is likewise possible, according to an alternative, to constitute this specific region all around the periphery of the wafer. In this case, the angular sector covered by the starting region may be as much as 360°. And the width of this ' region having a crown shape is thus small, substantially less that one centimeter.
- the wafer is subjected to a treatment for detachment of the layer at the level of the embrittlement zone from the remainder of the wafer.
- the treatment makes use of an annealing.
- This annealing permits causing coalescence of the micro-bubbles which are generated at the level of the embrittlement zone by implantation.
- This annealing is preferably effected under conditions which permit applying to the wafer as homogeneous an amount of heat as possible.
- An effect is sought, in the case of the invention, such that during the annealing, detachment is locally initiated at the level of the starting region, to then propagate over the whole of the embrittlement zone so as to effect complete detachment.
- the Applicant has in fact observed that, when subjecting wafers to a "conventional" detachment annealing in which the wafers are disposed at the center of heating elements all providing the same heating energy, the detachment was initiated at the level of "hot points" or "hot regions". These hot regions correspond to places in the embrittlement zone receiving a locally greater amount of heat because of temperature inhomogeneities in the furnace. They are typically situated in the upper region (in the vertical direction) of the wafer. In the case of a conventional SMARTCUT® method, it may be advisable to use these hot regions for initiating detachment (e.g. exploit a non-homogeneous distribution of the amount of heat applied to the different regions of the wafer) .
- Figure 1 shows a first embodiment of an annealing device which may be used in the invention.
- the annealing applied to the wafers has the purpose, for each wafer, of favoring the detachment of the layer of material defined within the thickness of the wafer by its embrittlement zone.
- the device 10 of Figure 1 comprises a heating enclosure 100 for receiving one or more wafers T in order to anneal them.
- the longitudinal axis of the device 10 is vertical - this device is thus of the vertical oven type.
- the wafers T are disposed vertically in this enclosure, and not horizontally as in the known art .
- the wafers are received in a cage 110, which is itself supported by a support 111.
- the support 111 rests on a cover 112 closing the throat 120 of the device.
- Wafer retaining means 130 are furthermore provided for introducing the wafers into the device 10 and removing them after annealing.
- the enclosure 100 is provided with an aperture 101 situated opposite the throat 120. A heat-conducting gas may be introduced into the enclosure through this aperture.
- a plurality of heating elements 140 surround the enclosure 100. These heating elements are disposed one after the other in a substantially vertical direction.
- heating elements may for example be electrodes capable of emitting heat when they are supplied with electricity.
- Figure 2 gives a better view of the enclosure 100, the wafers T, and the heating elements 140 (their number being reduced in this figure for the sake of clarity) . Means not shown in the figures permit selective control of the supply of each heating element, so as to selectively control the heating power of each of these elements . In this manner, the vertical distribution is controlled of the amount of heat applied to the wafers during heating.
- the Applicant has in fact observed that the use of a conventional vertical oven with the idea of disposing the wafers vertically therein, as shown in Figures 1 and 2, produced a vertical temperature gradient.
- a spatially homogeneous amount of heat may be applied to the wafers T over the whole extent of the embrittlement zone of each wafer. This can be visualized, for example, by measurements of haze produced on the surface of the layers, after their detachment.
- the lower heating elements will be supplied more than the upper elements, so as to compensate for the natural tendency of heat to rise in the enclosure and thus generate higher temperatures in the upper portion of this enclosure. It is thus ensured that the global amount of heat applied to the wafers is homogeneous over the entire embrittlement zone of each wafer.
- the installation of Figures 1 and 2 corresponds to a preferred embodiment of an annealing device which may be used in the invention.
- Figure 3 thus shows a device 20 capable of performing an annealing according to the invention on a wafer T, or on a plurality of wafers.
- the wafer (s) extend substantially horizontally, in a heating enclosure 200.
- the enclosure is provided with an aperture 201 for the introduction of a heat-conducting gas.
- the device 20 has heating elements shown collectively by reference 240. These heating elements may be disposed solely above the wafers, but it is equally possible to duplicate them by similar heating elements situated below the wafers.
- the heating elements 240 may be a series of individual heating elements (for example, electrodes or heating plates) extending in the same horizontal plane.
- Each heating element can then be a circular ring placed concentrically to the others, the different elements having different diameters.
- the elements are then likewise placed concentrically to the wafers when these are in the annealing position.
- means (not shown) are provided for selective and individual control of each heating element. It is thus guaranteed that the global amount of heat applied to the wafers is homogeneous along the embrittlement zone of the wafers.
- the heating elements 240 may likewise be a single electrode of the "heating plate” type in which it is possible to control the temperature distribution. It is likewise possible to replace the elements 240 by controlled infrared lamps, the respective supplies of which are individually controlled.
- And elements 240 of electrode type may be combined with infrared lamps, which provide supplementary heating capable of locally adjusting the amount of heat applied to the embrittlement zone so as to constitute a homogeneous global amount of heat.
- the heating device is capable of effecting homogeneous heating of the wafers, so as to apply a homogeneous amount of heat to the embrittlement zone of these wafers .
- the annealing device thus applies a homogeneous amount of heat to the embrittlement zone of the wafers.
- the amount of heat received by each wafer during this annealing corresponds to the amount of energy necessary to detach the layer from the wafer.
- the annealing device there is obtained for each wafer a local detachment of the layer from the wafer at the level of the starting region. This initial detachment then spontaneously propagates over the whole embrittlement zone, due to the sufficient amount of heat applied to the wafer.
- the Applicant has observed that by proceeding in this manner a particularly low surface roughness of the detached layer is obtained. This roughness is furthermore homogeneous, which is a specific benefit obtained by the invention.
- the detachment is initiated during the annealing at the level of the hot regions mentioned above.
- the local roughness of the detached layer is greater at the level of the hot regions than the general layer surface roughness . In the case of the preferred embodiment of the invention, this inhomogeneity of roughness is avoided.
- the invention thus proposes, in its preferred embodiment, an alternative of a conventional version of the SMARTCUT® method: in the case of a conventional SMARTCUT® method, implantation is performed substantially uniformly over the surface of the wafer, and during the detachment annealing, the detachment is generally initiated by inhomogeneities of the amount of heat applied to the wafer, in the case of the alternative of SMARTCUT® corresponding to the preferred embodiment of the invention, on the contrary a non-uniform implantation is performed with localized overdose, and during the detachment annealing the application of as homogeneous an amount of heat as possible to the wafer is sought.
- a starting region is likewise created at the level of the embrittlement zone of the wafer, and at the level of the starting region, the embrittlement zone between the layer to be detached and the remainder of the wafer is locally super-embrittled so as to define a starting region.
- this starting region will in all cases permit initiating detachment, so that this then propagates over the whole surface of the embrittlement zone .
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006522444A JP4879737B2 (en) | 2004-01-29 | 2004-08-04 | Method for separating semiconductor layers |
EP04744304A EP1652229A1 (en) | 2003-08-04 | 2004-08-04 | Method of detaching a semiconductor layer |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0309597 | 2003-08-04 | ||
FR0309597A FR2858715B1 (en) | 2003-08-04 | 2003-08-04 | METHOD FOR DETACHING SEMICONDUCTOR LAYER |
US10/766,207 | 2004-01-29 | ||
US10/766,207 US7465645B2 (en) | 2003-08-04 | 2004-01-29 | Method of detaching a layer from a wafer using a localized starting area |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005013355A1 true WO2005013355A1 (en) | 2005-02-10 |
Family
ID=34117571
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/IB2004/002693 WO2005013355A1 (en) | 2003-08-04 | 2004-08-04 | Method of detaching a semiconductor layer |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP1652229A1 (en) |
KR (1) | KR20060033809A (en) |
WO (1) | WO2005013355A1 (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0793263A2 (en) * | 1996-02-28 | 1997-09-03 | Canon Kabushiki Kaisha | Fabrication process of a semiconductor substrate |
EP0938129A1 (en) * | 1998-02-18 | 1999-08-25 | Canon Kabushiki Kaisha | Composite member, its separation method, and preparation method of semiconductor substrate by utilization thereof |
WO2002005344A1 (en) * | 2000-07-12 | 2002-01-17 | Commissariat A L'energie Atomique | Method for cutting a block of material and for forming a thin film |
-
2004
- 2004-08-04 KR KR1020067002268A patent/KR20060033809A/en not_active Application Discontinuation
- 2004-08-04 WO PCT/IB2004/002693 patent/WO2005013355A1/en active Application Filing
- 2004-08-04 EP EP04744304A patent/EP1652229A1/en not_active Withdrawn
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0793263A2 (en) * | 1996-02-28 | 1997-09-03 | Canon Kabushiki Kaisha | Fabrication process of a semiconductor substrate |
EP0938129A1 (en) * | 1998-02-18 | 1999-08-25 | Canon Kabushiki Kaisha | Composite member, its separation method, and preparation method of semiconductor substrate by utilization thereof |
WO2002005344A1 (en) * | 2000-07-12 | 2002-01-17 | Commissariat A L'energie Atomique | Method for cutting a block of material and for forming a thin film |
Also Published As
Publication number | Publication date |
---|---|
KR20060033809A (en) | 2006-04-19 |
EP1652229A1 (en) | 2006-05-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101623707B1 (en) | System for non radial temperature control for rotating substrates | |
CN100468654C (en) | Light irradiation heat treatment method and light irradiation heat treatment apparatus | |
JPH10275905A (en) | Silicon wafer manufacturing method and silicon wafer | |
KR20080071148A (en) | Semiconductor process chamber | |
US6495802B1 (en) | Temperature-controlled chuck and method for controlling the temperature of a substantially flat object | |
JP2018523308A (en) | Reactor preparation method for manufacturing epitaxial wafers | |
US7466907B2 (en) | Annealing process and device of semiconductor wafer | |
US4468259A (en) | Uniform wafer heating by controlling light source and circumferential heating of wafer | |
JP2009123807A (en) | Heat treatment apparatus | |
US7465645B2 (en) | Method of detaching a layer from a wafer using a localized starting area | |
KR20180077384A (en) | Heat-Treatment Apparatus and Method of Substrate using VCSEL | |
EP1652229A1 (en) | Method of detaching a semiconductor layer | |
JP4879737B2 (en) | Method for separating semiconductor layers | |
KR20140064227A (en) | Substrate processing apparatus | |
JP2004063895A (en) | Wafer-supporting ring and semiconductor manufacturing apparatus | |
JPH08333681A (en) | Apparatus for surface chemical treatment of flat sample by using active gas | |
TWI535901B (en) | Silicon wafer and manufacturing method thereof | |
JP2004055694A (en) | Manufacturing method for semiconductor substrate including insulated silicon single crystal layer | |
KR20230046369A (en) | Substrate processing apparatus and method of manufacturing semiconductor device using the same | |
JP2001035800A (en) | Semiconductor epitaxial growth system and growth method | |
JPH098049A (en) | Board heating device | |
KR20010055907A (en) | Apparatus for a multi-controlling temperature | |
KR100566950B1 (en) | Hotplate and method for improving critical dimension | |
KR100970210B1 (en) | Plate generating apparatus | |
JPH09232216A (en) | Method and apparatus for manufacture of x-ray mask |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200480026866.4 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2004744304 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020067002268 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2006522444 Country of ref document: JP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020067002268 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 2004744304 Country of ref document: EP |