WO1999063513A2 - Display module driving system comprising digital to analog converters - Google Patents
Display module driving system comprising digital to analog converters Download PDFInfo
- Publication number
- WO1999063513A2 WO1999063513A2 PCT/US1999/012653 US9912653W WO9963513A2 WO 1999063513 A2 WO1999063513 A2 WO 1999063513A2 US 9912653 W US9912653 W US 9912653W WO 9963513 A2 WO9963513 A2 WO 9963513A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- analog
- digital
- pixel data
- row
- parallel
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
- G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/027—Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0297—Special arrangements with multiplexing or demultiplexing of display data in the drivers for data electrodes, in a pre-processing circuitry delivering display data to said drivers or in the matrix panel, e.g. multiplexing plural data signals to one D/A converter or demultiplexing the D/A converter output to multiple columns
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2370/00—Aspects of data communication
- G09G2370/08—Details of image data interface between the display device controller and the data line driver circuit
Definitions
- the invention is related to the field of drive systems for an active matrix (thin- film transistor) liquid crystal display. More particularly, the invention relates to a drive system which serially transfers segments of digital pixel data to multiple column drivers over separate serial bus lines, wherein the column drivers arrange the segments of digital pixel data in parallel, convert the segments into analog signals, and sample the analog signals for driving column electrodes of an active matrix liquid crystal display.
- an active matrix display there is a gate comprised of one transistor or switch corresponding to each display cell in the matrix.
- An active matrix display is operated by first applying select voltages to a row electrode to activate the gates of that row of cells, and second applying appropriate analog data voltages to the column electrodes to charge each cell in the selected row to a desired voltage level.
- active matrix liquid crystal displays include drive systems which drive analog data voltages to the column electrodes using column drivers.
- Multiple column drivers are used to support all of the rows in the display. For example, in a matrix display having pixel dimensions of 1024 x 768, there are actually 3072 subpixels or display cells per row (each pixel having a red subpixel, a green subpixel, and a blue subpixel). Accordingly, there may be up to eight column drivers needed for such a display, with each column driver preferably supporting 384 subpixels or display cells.
- each subpixel is represented by digital pixel data having a bit depth of six or eight bits. Bit depth indicates the number of bits available per subpixel to control the brightness of the red, green or blue displayed for that subpixel.
- Pixel depth may vary depending upon the drive system. Accordingly, in a conventional drive system, each column driver is loaded with at least 2304 bits (6 bits per subpixel x 384 subpixels). Bits are all loaded into the column drivers sequentially over a single parallel bus line, such that each column driver is loaded one after the other. Once all bits for 384 subpixels have been loaded into any one column driver, a digital storage register is used to hold the digital pixel data until all eight column drivers are loaded. After all eight column drivers have been loaded, the digital pixel data for each subpixel is converted into an analog red, green or blue signal. This is typically accomplished by using one digital to analog converter per subpixel in each column driver. Accordingly, each column driver is required to have 384 digital to analog converters.
- the converters may be eight bit or six bit converters depending upon the bit depth of the drive system. Thus, this requires a large number of digital to analog converters, with each converter occupying a significant amount of die space depending upon whether it is a six bit or eight bit converter. Moreover, in a conventional embodiment, the digital to analog converters are designed to all operate at the same rate such that all RGB analog signals are produced for all 384 subpixels at the same time. Accordingly, such designs are extremely difficult and highly expensive.
- the analog signals are typically passed through a buffer in order to generate sufficient current for driving the column electrodes of an active matrix liquid crystal display.
- FIG. 1 illustrates a conventional active matrix liquid crystal display drive system.
- the conventional system includes an active matrix liquid crystal display 100 having a resolution of 1024 pixels x 768 pixels.
- the display is driven by gate modules 180a through 180d and column drivers 160 through 160h. Due to spatial limitations, FIG.l only shows column drivers 160a, 160b, 160c and 160h; however, it is understood that in a conventional drive system for driving a display of resolution 1024 pixels x 768 pixels, eight column drivers are used, with each column driver supporting 384 subpixels or memory cells.
- a timing controller 110 is coupled to each of the column drivers 160a through 160h through a parallel data bus line 150. The timing controller 110 is also coupled to each of the gate modules 180a through 180d for providing row voltages in order to activate the display cells in each row.
- the timing controller 110 provides digital display data, for an image to be displayed, to the column drivers in the form of digital pixel data on a row by row basis.
- the digital pixel data is provided in parallel using the parallel data bus line 150.
- a master clock signal MCLOCK 112 is used to control the rate at which the digital pixel data is transferred over the parallel data bus line 150.
- the timing controller 110 receives digital display data, for an image to be displayed, from some external source one display row of information at a time and stores the information.
- the external source may be a hard disk drive in a computer, a CD-Rom drive, a flash memory card or some other appropriate external storage device. Alternatively, the external source may be consist of an intranet or the internet.
- the digital display data is received as digital pixel data.
- the timing controller 110 stores the digital pixel data in a memory array (not shown) within the timing controller.
- the timing controller 110 then transfers the digital pixel data out to the column drivers 160a through 160h, in parallel using the parallel data bus line 150 and the master clock MCLOCK signal 112. As each row of the image to be displayed is transferred out to the column drivers over the parallel data bus line 150, a next row of digital pixel data is received and stored in the internal memory of the timing controller 110.
- Each pixel supports a red subpixel, a green subpixel and a blue subpixel.
- each pixel has a six or eight bit pixel depth. This means that each red, green and blue subpixel requires six or eight bits, such that the parallel data bus line 150 must be 36 or 48 bit lines wide. This is because the digital pixel data is typically transferred over the parallel data bus line 150 two pixels at a time - i.e. two pixels per MCLOCK pulse at a clock rate of 65 MHz for six bit pixel depth applications. Accordingly, in the prior art drive system illustrated in FIG.
- the parallel data bus line 150 is shown as a thirty-six bit bus line, which transfers two eighteen bit pixels at a time (RO (5:0), GO (5:0), BO (5:0)) and (Rl(5:0), Gl(5:0), Bl(5:0)) per MCLOCK signal pulse at a clock rate of 65 MHz.
- Each of the column drivers 160a through 160h is coupled to the parallel data bus line 150.
- the column drivers 160a through 160h are loaded with the digital pixel data sequentially, receiving two pixels at a time.
- the first column driver 160a is loaded with digital pixel data from the controller 100 until all 384 subpixels have been loaded into the first column driver 160a.
- a shift register or some other appropriate device is preferably used to track the loading process.
- an enable signal 165 is then activated from the first column driver 160a to the second column driver 160b, thereby allowing the second column driver 160b to begin downloading digital pixel data from the parallel data bus line 150.
- the second column driver 160b includes a shift register or some other appropriate device to track the loading process. Once the second column driver 160b has loaded all 384 subpixels, its enable signal 165 is activated from the second column driver 160b to the third column driver 160c, thereby allowing the third column driver 160c to begin downloading digital pixel data from the parallel data bus line 150. This process continues until all of the column drivers have been loaded.
- each column driver 160a through 160h requires 384 different digital to analog converters in order to convert each subpixel into a red, green or blue analog signal. Accordingly, in the prior art embodiment illustrated in FIG.
- each digital to analog converter must be a six bit converter and the conversion of each subpixel from digital pixel data to an analog signal occurs after all the column drivers have been loaded and the timing controller 110 has sent the load signal 115. It is understood that although the embodiment illustrated in FIG. 1 shows a six bit depth per subpixel, the prior art may also typically use an eight bit pixel depth, thereby requiring 384 eight bit digital to analog converters (one for each subpixel). After the digital pixel data for each subpixel has been converted into an analog signal, each of the analog red, green and blue signals are then passed through a buffer, in order to generate sufficient current levels, and applied to the column electrodes on an entire row basis.
- FIG. 2 illustrates a functional block diagram of a conventional column driver 160.
- the conventional column driver 160 includes a data register 200, for loading the digital pixel data from the parallel data bus line 150, and a shift register 210 for keeping track of the loading process.
- the conventional column driver 160 also includes a separate hold register 220 for holding the 384 subpixel data once the complete row data for that particular column driver has been loaded from the parallel data bus line 150. In this way, the conventional column driver 160 can continue to sample digital pixel data for a next row in the display while it processes the 384 subpixel data received for the current row.
- Digital pixel data is loaded into the data register 200 of the column driver in parallel 36 bits or two pixels at a time.
- the shift register 210 is preferably a 64 stage shift register. Each time 36 bits or two pixels are loaded into the data register 200 of the column driver, the shift register 210 increments one stage. Accordingly, as the first 36 bits or two pixels are loaded in parallel from the parallel data bus line 150, into the data register 200, the shift register 210 increments one stage. As the next 36 bits or two pixels are loaded in parallel into the data register 200, the shift register 210 increments another stage.
- the shift register 210 increments to a final 64th stage, thereby triggering the column driver 160a to send an enable signal 165 to the next column driver 160b so that the next column driver 160b can begin downloading digital pixel data from the parallel data bus line 150.
- the timing controller 110 sends a load signal 115 to the hold register 220, and all 128 pixels are transferred to the hold register 220, in parallel, for holding. In this way, once the last column driver 160h has been fully loaded, the first column driver 160a can once again begin downloading digital pixel data from the parallel bus line 150 into its data register 200.
- a conventional column driver further includes 384 digital to analog converters (one for each subpixel). Once all of the digital pixel data for each subpixel in the complete row has been loaded into all the column drivers 160a through 160h, each six bit subpixel (red, green and blue) is converted within each column driver 160a through 160h into an analog red, green or blue signal which is then buffered and driven to the column electrodes of the display. Accordingly, each column driver requires 384 digital to analog converters, one for each subpixel, and the converters may be six bit or eight bit converters (depending upon the bit depth of the particular drive system involved).
- the analog red, green and blue signals are buffered in order to generate sufficient current and driven to the column electrodes of the display.
- one row of data is provided in 16 ⁇ sec one pixel at a time at a pixel rate of 65MHz or two pixels at a time at a pixel rate of 32.5 MHz. This 16 ⁇ sec is divided between the column drivers since each column driver receives digital pixel data sequentially - i.e. after the previous column driver has received all of its digital pixel data and the enable signal has been activated. Accordingly, as one can see, the amount of time required to transfer the data to each column driver and convert the data into analog voltages is limited.
- the invention is for an improved display module driving system having six digital to analog converters per column driver instead of 384 digital to analog converters. Moreover, unlike conventional drive systems, the improved display module driving system does not use a parallel data bus line; but, rather transfers data serially to each of the column drivers at the same time. This configuration reduces EMI and current consumption and increases processing time allocated for each of the column drivers to perform the digital to analog conversion.
- the driving system includes a controller which serially provides digital display data to multiple column drivers via dedicated serial bus lines rather than one parallel data bus line.
- the serial bus lines may be two or three bit lines depending upon the number of bits used per RGB subpixel.
- the driving system includes multiple column drivers for driving column electrodes of an active matrix liquid crystal display.
- Each column driver receives digital pixel data serially over a dedicated bus line and arranges the digital pixel data in parallel. Once the digital pixel data has been arranged into parallel, each subpixel is converted into an analog signal at an earlier stage of the column driver than in the prior art. The analog signals are then sampled and held until all column drivers have converted their digital pixel data. Since the conversion is done at an earlier stage, each column driver only requires six digital to analog converters rather than 384 digital to analog converters.
- each column decoder comprises an analog sample and hold module which includes six pairs of sample and hold capacitors and two different sets of switches.
- the analog signals are selectively sampled and used to charge one of the capacitors in each of the six pairs of sample and hold capacitors. Meanwhile, the other capacitor in each of the six pairs of sample and hold capacitors is discharged, with the voltage stored on the capacitor being transferred from the discharging capacitor to a column electrode in order to drive the display.
- the sample and hold capacitors alternately store and release the analog voltages which are used to drive the column electrodes of the display, thereby allowing the column decoder to perform at a higher speed.
- FIG. 1 illustrates a conventional prior art active matrix liquid crystal display drive system
- FIG. 2 illustrates a functional block diagram of a conventional column driver
- FIG. 3 illustrates a functional block diagram for a display drive system in accordance with the present invention
- FIG. 4 illustrates the serial transfer of digital pixel data from the timing controller to each of the individual column drivers in the system of the present invention
- FIG. 5 illustrates a functional block diagram for a preferred embodiment of a controller used within a display drive system in accordance with the present invention
- FIG. 6 illustrates a functional block diagram for a preferred embodiment of a column driver used within a display drive system in accordance with the present invention
- FIG. 7 illustrates a schematic diagram showing the operations of a preferred embodiment for a column driver used with a display driver system in accordance with the present invention.
- FIG. 3 illustrates a display drive system in accordance with the present invention.
- An active matrix display is driven by gate modules 380a through 380d and column drivers 340a through 340h. Due to spatial limitations, FIG.3 only shows column drivers 340a, 340b, 340c and 340h. However, it is understood that in the drive system of the present invention, in order to drive an active matrix display having a resolution of 1024 pixels x 768 pixels, eight column drivers are used, with each column driver supporting 384 subpixels or memory cells the rows of the active matrix display:
- a timing controller 300 is coupled to the eight column drivers 340a through 340h and four gate modules 380a through 380d.
- the gate modules 380a through 380d provide row voltages to the active matrix display in order to activate the display cells in each row of the display.
- the timing controller 300 stores digital pixel data for the image to be displayed and provides the digital pixel data to the column drivers 340a through 340h.
- the digital data is preferably stored within a pair of memory modules 310a and 310b within the timing controller 300.
- the memory modules 310a and 310b are preferably each comprised of a matrix of memory cells arranged into rows and columns.
- Digital pixel data for an image to be displayed on the active matrix display are received by the timing controller 300 from an exterior source, such as a CD-Rom, a hard disk drive, or a modem connected to the intranet/ internet.
- the digital pixel data for the image to be displayed is preferably stored in each of the memory modules 310a and 310b of the timing controller on a row by row basis as it is received.
- the timing controller stores a first row of digital pixel data in one of the memory modules 310a or 310b, while a second row of digital pixel data is stored in the other memory module 310a or 310b.
- the timing controller may utilize any other suitable memory device for temporary storage of separate rows of digital pixel data, such that while one row is being stored in the memory device another rows is being read from the memory device and processed for display.
- the timing controller 300 provides the digital pixel data to multiple column drivers 340a through 340h for driving the column electrodes of an active matrix liquid crystal display.
- the timing controller 300 of the present invention is coupled to each of the multiple column drivers 340a through 340h by multiple dedicated bus lines 325a through 325h, with one dedicated bus line per column driver.
- each dedicated bus line 325a through 325h is a three bit bus line.
- each dedicated bus line may be a two bit bus line.
- digital pixel data for an entire row are retrieved by the timing controller 300, from a memory in the timing controller 300, on a parallel basis for each of the column drivers 340a through 340h.
- the digital pixel data is then divided into eight parallel segments, with one parallel segment for each column driver 340a through 340h.
- the digital pixel data in each parallel segment is then converted into serial and transferred to the column drivers 340a through 340h through the dedicated bus lines 325a through 325h.
- each column driver 340a through 340h is able to begin processing its segment of serial digital pixel data without having to wait for digital pixel data to be transferred to each of the other column drivers. Therefore, unlike conventional column drivers, the column drivers 340a through 340h of the present invention do not require an enable signal before they are loaded.
- the digital pixel data for display across a first row of an active matrix liquid crystal display is retrieved from the memory of the timing controller 300 and divided or broken into segments.
- each segment is 128 pixels in length or 384 RGB subpixels.
- Each segment of digital pixel data is then serially transferred to a corresponding column driver 340a through 340h over the appropriate corresponding dedicated bus line 325a through 325h.
- digital pixel data from a first segment is serially transferred to column driver 340a over dedicated bus line 325a; while, at the same time, digital pixel data from a last segment is transferred to column driver 340h over dedicated bus line 325h.
- FIG. 4 further illustrates the concept of how digital pixel data is transferred from the timing controller 300 to each of the individual column drivers 340a through 340h.
- FIG. 4 shows a stream of digital pixel data 400 which represents a row in the active matrix liquid crystal display 100.
- the complete digital pixel data is actually made up of 1024 pixels which is comprised of 18,432 bits, with each pixel in the row having a red subpixel of six bits in length, a green subpixel of six bits in length, and a blue subpixel of six bits in length.
- the digital pixel data shown is made up of blocks with each block representing a pixel. The total number of pixels is not the same and is reduced for purposes of illustration.
- the complete row of parallel digital pixel data is divided up into eight sections 410a through 410h (one section for each column driver 340a through 340h).
- a first section 410a of the complete row of parallel digital pixel data is to be transferred to column driver 340a
- a second section 410b of the complete row of parallel digital pixel data is to be transferred to column driver 340b, etc.
- the sections 410a through 41 Oh are transferred to their respective column drivers, they are each converted into a segment of serial digital pixel data, one pixel at a time.
- the process of converting the sections from parallel digital pixel data to serial digital pixel data progresses sequentially through all 128 pixels corresponding with the column driver.
- the first section of parallel digital pixel data 410a is converted into a segment of serial digital pixel data one pixel at a time until all 28 pixels have been converted.
- the segment of serial pixel data is then transferred serially over the dedicated bus line 325a to the first column driver 340a.
- the dedicated bus line 325a is preferably two bits wide, such that two pixels may be serially transmitted over the dedicated bus line 325 two bits at a time (one bit over each bitline) for each MCLOCK pulse. Accordingly, all bits for the red subpixels, the green subpixels and the blue subpixels in two pixels are serially transmitted over the two bit lines within 18 MCLOCK pulses.
- each dedicated bus line is three bit lines wide, - such that three bits are transmitted at the same time (one over each bit line) for each MCLOCK pulse. Accordingly, in this alternative embodiment, all bits for the red subpixel, the green subpixel and the blue subpixel are serially transmitted over the three bit lines within 16 MCLOCK pulses.
- the 128 pixels of data sent to a single column driver will require 1024 clock cycles at one bit per line per clock cycle for a clock rate of 65MHz.
- the digital pixel data may be sent at half the clock rate and sampled on both rising and falling edges of the clock pulse.
- a second section of parallel digital pixel data 410b is converted into a segment of serial digital pixel data one pixel at time until all 128 pixels have been converted.
- the segment of serial pixel data is then transferred over dedicated bus line 325b to the second column driver 340b, preferably two pixels at a time.
- the dedicated bus line 325b is preferably two bits wide, such that all bits for the red subpixels, the green subpixels and the blue subpixels in two pixels are serially transmitted over the two bit lines within 18 MCLOCK pulses.
- All eight sections 410a through 41 Oh of the complete row of parallel digital pixel data are converted into segments of serial digital pixel data, which are then transferred to the appropriate column driver 340a through 340h, over a corresponding dedicated bus line 325a through 325h. It is understood that alternative embodiments may exist in the transfer of the segments of serial digital pixel data from the timing controller 300 to the column drivers 340a through 340h so long as the parallel digital pixel data is divided up into sections, the sections are arranged in serial segments of digital pixel data, and the segments of digital pixel data are transmitted over the dedicated bus lines 325a through 325h.
- FIG. 5 illustrates a preferred embodiment for a timing controller 200 used within a display drive system in accordance with the present invention.
- the controller 200 includes a driver and gate timing control circuit 500, a data path control circuit 510, two separate memory modules 520a and 520b and a parallel to serial converter 525.
- the two separate memory modules are able to hold 1024 digital pixel data having six bit red, green and blue subpixels, such that- each memory can store 18432 bits of digital pixel data (1024 pixels x 3 subpixels x 6 bits per subpixel).
- each of the two separate memory modules are able to hold 1024 pixels of digital pixel data having eight bit red, green and blue subpixels, such that each memory can store 24576 bits of digital data (1024 pixels x 3 subpixels x 8 bits per subpixel).
- Each memory is preferably matrix of memory cells arranged in rows and columns.
- any other appropriate temporary data storage means may be used as memory
- Digital pixel data is read in through the six bit RGB signal lines from an external source, such as a CD-Rom and stored in the two separate memory modules 525a and 525b on a row-by-row basis. Accordingly, digital pixel data for a first row of a 1024 pixel image is stored in the first memory.
- digital pixel data for a second row of a 1024 pixel image is stored in the second memory.
- the second memory begins transferring the digital pixel data for the second row out to the column decoders while the first memory stores the data for the third row of the image.
- the external source such as a CD- Rom.
- the data path control circuit 510 controls which memory receives the input digital image data from the external source and which memory reads out digital pixel data to the column drivers.
- the controller 200 includes a parallel so serial data converter 525.
- the digital pixel data is provided serially to each of the column drivers 340a through 340h, over dedicated bus lines 325a through 325h rather than a parallel data bus line.
- the parallel to serial data converter 525 retrieves data from the memory in parallel and divides the data into segments, wherein the number of segments is equal to the number of column drivers. Each segment is then converted into serial data and transferred to the appropriate column driver via the corresponding dedicated bus line.
- FIG. 6 illustrates a preferred embodiment for a column driver 340a used within a display drive system in accordance with the present invention.
- the column driver 340a includes a frequency divider 610 which is coupled to a shift register 630, which is further coupled to an analog sample and hold module 640.
- the column driver 340a further includes a serial to parallel converter 620 which is coupled between the frequency divider 610 and a digital to analog converter module 625.
- the digital to analog converter module 625 is comprised of six individual digital to analog converters 635a through 635f.
- the digital to analog converter module 625 is also coupled to the analog sample and hold module 640.
- the column driver includes a buffer 650 which is coupled to the analog sample and hold module.
- the column driver 340a receives the segments of serial digital pixel data at the serial to parallel converter 620 and converts the digital pixel data from serial format into parallel, such that each subpixel (red, green and blue) is rearranged into six parallel bits.
- the parallel digital pixel data is then fed into the digital to analog converter module 625 two pixels at a time over a thirty six bit bus line, such that each of the six digital to analog converters 635a through 635f receives one six bit subpixel.
- the digital to analog converter module 625 is preferably comprised of six individual digital to analog converters 635a through 635f, with each individual digital to analog converter 635a through 635f configured for converting a six bit subpixel from digital pixel data into an analog signal.
- the digital to analog converter module 625 preferably has at least sixteen different reference voltages. Therefore, each six bit subpixel is converted into one of the at least sixteen different reference voltages. Accordingly, there are two pixels input to the digital to analog converter 625 and six analog signals are output, one analog signal for each six bit red, green and blue subpixel in the two pixels.
- the digital pixel data may be transferred to the digital to analog converter module 625 more than two pixels at a time.
- the digital to analog converter module 625 would require more than six individual digital to analog converters 635a through 635f
- the digital to analog converter 625 may receive the digital pixel data four pixels at a time over a 72 bitline bus.
- the number of references voltages may be varied and alternate embodiments having more or less reference voltages are intended to be covered herein.
- the digital to analog converter module 625 Preferably, six analog signals are output from the digital to analog converter module 625 after every two pixels are converted, one analog signal for each digital to analog converter 635a through 635h.
- the analog signals are output over a six line bus which is sampled by the sample and hold module 640.
- the frequency divider 610 and the shift register 630 control the sampling rate of the sample and hold module 640.
- the shift register 630 is preferably a 64 stage shift register, wherein six analog signals (one for each subpixel in two pixels) are sampled at each stage. Accordingly, as the digital to analog converter module 625 converts the digital pixel data, two pixels at a time, it outputs six analog signals which are then sampled as the shift register cycles through each of its 64 stages.
- the sample and hold circuit preferably uses a dual capacitor arrangement such that the analog signals for each of the two pixels can be sampled and stored in each of the capacitors alternatively.
- FIG. 7 illustrates a schematic diagram showing the operations of a preferred embodiment for a column driver used with a display driver system in accordance with the present invention.
- Each column driver includes 64 stages, wherein there are six analog signals output from each stage.
- the stages 702b and 702c are identical in structure and performance.
- the other 61 stages which are not depicted in FIG. 7 are also share the same structure and performance as those shown in stages 702b and 702c of FIG. 7. Accordingly, it is not necessary to show all 64 stages in order to understand the operations of a column driver designed in accordance with the present invention.
- each stage 702a through 702c contains a flip flop 710 having a data input D and two outputs Q and QN.
- the flip flop 710 is used as a latch having a clock signal input which activates the latch whenever the clock signal is active.
- the clock signal is actually the sampling clock signal 660 which is output from the frequency divider 610 in the column driver, as shown in FIG. 6.
- each flip flop 710 is activated when the sampling clock signal 660 transitions from low to high.
- the flip flops 710 are each used to activate their corresponding stage 702a through 702c, such that the first flip flop 710a activates stage 702a, the second flip flop 710b activates stage 702b, and so on. Operations of the flip flops 710 are described in further detail herein.
- Each stage further contains a first set of six switches 780 (indicated as 780a through 780c and surrounded by broken lines in FIG. 7) and six pairs of analog sample and hold capacitors.
- the six pairs of analog sample and hold capacitors are each comprised of a first capacitor and a second capacitor, with the anodes of the first capacitor in each pair being coupled to a respective switch terminal A, and the anodes of the second capacitor in each pair being coupled to a respective switch terminal B.
- the cathodes of both capacitors in each pair of the six pairs of analog sample and hold capacitors are coupled to a ground signal.
- the flips flops 710 are all coupled to the sampling clock signal 660 which is output from the frequency divider 610 (FIG. 6).
- the data input D to the first flip flop 710a in each column driver is coupled to the enable signal from the timing controller 200 (Fig. 5) .
- the data input D of each subsequent flip flop in the other 63 stages is coupled to the output Q from the previous flip-flop.
- This configuration embodies the shift register 630 of the column driver.
- the shift register 630 operates and cycles through 64 stages.
- the first stage flip flop 710a latches the enable signal through to its output Q. Since the output Q from the first stage flip flop 710a is coupled to the data input D of the second stage flip flop 710b, the next time the sampling clock signal and the enable signal are both active, the second stage flip flop 710b latches the enable signal through to its output Q.
- the enable signal is latched through the third stage flip flop to its output Q. This process repeats through 64 stages until the enable signal has been latched through all 64 flip flops.
- the outputs Q from each of the 64 flip flops are also coupled to first inputs A of a pair of AND gates 750a and 750b.
- the inputs B of both AND gates 750a and 750b are coupled to a load signal, with one of the inputs B on one of the AND gates 750b being inverted. It is understood in referring to FIG. 7 that this configuration ensures that the outputs from the AND gates 750a and 750b alternate, such that when the output from one AND gate 750a is high, the output from the other AND gate 750b is low.
- the outputs from both AND gates 750a and 750b are coupled to each of the six switches in the first set of switches 780a through 780c, and are used to alternately activate the switches.
- the switches are activated to a first position and when the output from the other AND gate 750b goes high, the switches are activated to a second position, thereby causing all six switches in the first set of switches 780a through 780c to alternate back and forth between first and second positions as the outputs from the two AND gates 750a and 750b alternate.
- FIG. 8 shows a close-up view of the first stage 702a and further illustrates the operations of the first set of switches 780a and the second set of switches 790a. It is understood that the first set of switches 780a and the second set of switches 790a are identical in configuration in each stage, accordingly, the switches operate the same way in each stage. It is further understood that the first set of switches 780a in each stage only operate when the output Q from the flip flop is valid for that stage.
- each stage contains six switches in a first set of switches 780a and six switches in a second set of switches.
- An end terminal C of each switch in the first set of switches 780a is coupled to one of six analog signal lines (aO through a5) which are output from the digital to analog converter 625 (FIG. 6).
- the analog signals (aO through a5) represent the analog voltage for each of the subpixels in two separate pixels.
- Each switch in the first set of switches 780a also has a first terminal A and a second terminal B such that when the switch is in a first position, the end terminal C is couple to the first terminal A, and when the switch is a second position, the end terminal C is coupled to the second terminal B.
- the first terminal A is coupled to an anode of a first capacitor in a corresponding pair of capacitors from the six pairs of capacitors.
- the terminal B of each switch is coupled to the anode of the second capacitor in the corresponding pair of capacitors from the six pairs of capacitors.
- the first set of switches 780a are used to couple one of the analog signal lines (aO through a5) to one of the capacitors in a corresponding capacitor pair from the six pairs of capacitors, in order to store the analog voltage level from the analog signal line (aO through a5) for that subpixel onto one of the capacitors. Voltages are alternately stored for each subsequent row, such that when each switch in the first set of switches 780a is in the first position, the voltage level for the corresponding subpixels in a particular row are stored on the first capacitors in each of the six capacitor pairs and when each switch in the first set of switches 780a is in the second position, the voltage level for the corresponding subpixels in a subsequent row are each stored on the second capacitors in the six capacitor pairs.
- a second set of six switches 790a are present in each of the 64 stages and are used to alternately transfer the voltages out from the sample and hold capacitor pairs one row at a time.
- the voltages stored on each of the capacitors in the six capacitor pairs are alternately transferred through the outputs of the analog sample and hold module 640 to the buffer 650.
- Each switch in the second set of six switches 790a is coupled to the load signal, which activates the switch.
- the load signal alternates polarity as each new row of digital pixel data is to be displayed in order to trigger operation of the six switches in the second set of switches 790a.
- each switch in the second set of switches 790a alternates between switch terminals A and B.
- each switch in the second set of switches 790a includes an end terminal G which is coupled to one of the 384 outputs of the analog sample and hold module 640. Each stage outputs 6 analog voltages to the column electrodes of the display. There are 64 stages and, accordingly, there are 384 output signals.
- the second set of switches 790a are arranged to switch in the opposite direction from the first set of switches 780a, such that when each switch in the second set of switches 790a is in a first position, the switch terminal B is coupled to the end terminal G and when each switch is in a second position, the switch terminal A is coupled to the end terminal G.
- the second set of switches 790a through 790c are alternately switched back and forth between terminals A and B in order to alternately transfer the voltages stored on each of the capacitors out to the column electrodes on a row by row basis.
- each switch in the first set of switches 780a transitions from one position to another in order to alternately store the analog signals (aO through a5) on each of the capacitors in the six capacitor pairs. Accordingly, if each switch in the first set of switches 780a transitions to a first position, the first capacitor in each capacitor pair is connected to one of the analog voltage signal lines (aO through a5) through terminal C such that the corresponding voltage is then stored on the first capacitor through switch terminals C and A.
- each switch in the second set of switches 790a also transitions in order to alternately transfer the stored voltages out to a buffer 650 in order to drive the column electrodes. Therefore, using the same example provided earlier in describing the operation of the first set of switches 780a, when the first set of switches 780a are each in a first position, each switch in the second set of switches 790a is also in a first position such that the second capacitor in each capacitor pair is connected to the buffer 650 through terminal G such that the voltage which was previously stored on that second capacitor is driven through switch terminals B and G to the buffer.
- the analog voltages from the voltage signal lines (aO through a5) are alternately stored and transferred, such that while one capacitor in the pair is storing the appropriate voltage level for the subpixel in a subsequent or next row, the other is providing a previously stored voltage level for the subpixel in the current row to the buffer in order to drive the column electrodes.
- the 384 outputs from each of the six capacitor pairs in all 64 stages of the analog sample and hold module 640 are each coupled to an individual buffer within the buffer module 650.
- the individual buffers receive the analog voltage levels from the capacitors through the second set of switches and generate sufficient current levels in order to drive the column electrodes of the display.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU44227/99A AU4422799A (en) | 1998-06-04 | 1999-06-04 | Display module driving system and digital to analog converter for driving display |
CA002334111A CA2334111A1 (en) | 1998-06-04 | 1999-06-04 | Display module driving system comprising digital to analog converters |
JP2000552653A JP2002517790A (en) | 1998-06-04 | 1999-06-04 | Display module driving system and digital / analog converter for driving display |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US8812898P | 1998-06-04 | 1998-06-04 | |
US60/088,128 | 1998-06-04 |
Publications (3)
Publication Number | Publication Date |
---|---|
WO1999063513A2 true WO1999063513A2 (en) | 1999-12-09 |
WO1999063513A9 WO1999063513A9 (en) | 2000-03-09 |
WO1999063513A3 WO1999063513A3 (en) | 2000-05-04 |
Family
ID=22209513
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1999/012653 WO1999063513A2 (en) | 1998-06-04 | 1999-06-04 | Display module driving system comprising digital to analog converters |
Country Status (5)
Country | Link |
---|---|
JP (1) | JP2002517790A (en) |
KR (1) | KR100607614B1 (en) |
AU (1) | AU4422799A (en) |
CA (1) | CA2334111A1 (en) |
WO (1) | WO1999063513A2 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1548697A2 (en) | 2003-11-26 | 2005-06-29 | Lg Electronics Inc. | Apparatus for driving plasma display panel |
US6954201B1 (en) * | 2002-11-06 | 2005-10-11 | National Semiconductor Corporation | Data bus system and protocol for graphics displays |
EP1517292A3 (en) * | 2003-09-18 | 2006-01-18 | Genesis Microchip, Inc. | Using packet transfer for driving LCD panel driver electronics |
KR100544261B1 (en) * | 2003-05-15 | 2006-01-23 | 가부시끼가이샤 르네사스 테크놀로지 | Display control circuit and display driving circuit |
US7027028B2 (en) * | 2002-03-22 | 2006-04-11 | Seiko Epson Corporation | Electrooptic device, driver circuit for electrooptic device, and electronic equipment |
US7068686B2 (en) | 2003-05-01 | 2006-06-27 | Genesis Microchip Inc. | Method and apparatus for efficient transmission of multimedia data packets |
US7088741B2 (en) | 2003-05-01 | 2006-08-08 | Genesis Microchip Inc. | Using an auxilary channel for video monitor training |
CN109920366A (en) * | 2018-03-22 | 2019-06-21 | 广州硅芯电子科技有限公司 | A kind of LED display device and its operating method |
CN111954901A (en) * | 2018-04-24 | 2020-11-17 | 惠普发展公司,有限责任合伙企业 | Display device comprising switches for selecting column pixel data |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4551519B2 (en) * | 2000-01-12 | 2010-09-29 | 東芝モバイルディスプレイ株式会社 | Display device |
JP4907797B2 (en) * | 2001-08-21 | 2012-04-04 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit and liquid crystal display device |
JP4841083B2 (en) * | 2001-09-06 | 2011-12-21 | ルネサスエレクトロニクス株式会社 | Liquid crystal display device and signal transmission method in the liquid crystal display device |
TWI261796B (en) * | 2005-05-23 | 2006-09-11 | Sunplus Technology Co Ltd | Control circuit and method for liquid crystal display |
KR101580897B1 (en) * | 2008-10-07 | 2015-12-30 | 삼성전자주식회사 | Display driver method thereof and device having the display driver |
KR100986042B1 (en) * | 2008-10-20 | 2010-10-07 | 주식회사 실리콘웍스 | A source driver integrated circuit capable of interfacing multi pair data and display panel driving system including the integrated circuit |
US8860888B2 (en) | 2009-05-13 | 2014-10-14 | Stmicroelectronics, Inc. | Method and apparatus for power saving during video blanking periods |
KR101961853B1 (en) | 2017-11-30 | 2019-03-25 | 주식회사 블루셀 | Mobile communications system for multi-bandwidth and method of the same |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2626705A1 (en) * | 1988-02-01 | 1989-08-04 | Gen Electric | INTEGRATED MATRIX DISPLAY ASSEMBLY |
US5170158A (en) * | 1989-06-30 | 1992-12-08 | Kabushiki Kaisha Toshiba | Display apparatus |
US5406304A (en) * | 1991-08-28 | 1995-04-11 | Nec Corporation | Full color liquid crystal driver |
US5657040A (en) * | 1993-12-29 | 1997-08-12 | Casio Computer Co., Ltd. | Driving apparatus for stably driving high-definition and large screen liquid crystal display panels |
WO1998012695A1 (en) * | 1996-09-19 | 1998-03-26 | Vivid Semiconductor, Inc. | Lcd driver ic with pixel inversion operation |
-
1999
- 1999-06-04 KR KR1020007013725A patent/KR100607614B1/en not_active IP Right Cessation
- 1999-06-04 AU AU44227/99A patent/AU4422799A/en not_active Abandoned
- 1999-06-04 WO PCT/US1999/012653 patent/WO1999063513A2/en active IP Right Grant
- 1999-06-04 JP JP2000552653A patent/JP2002517790A/en active Pending
- 1999-06-04 CA CA002334111A patent/CA2334111A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2626705A1 (en) * | 1988-02-01 | 1989-08-04 | Gen Electric | INTEGRATED MATRIX DISPLAY ASSEMBLY |
US5170158A (en) * | 1989-06-30 | 1992-12-08 | Kabushiki Kaisha Toshiba | Display apparatus |
US5406304A (en) * | 1991-08-28 | 1995-04-11 | Nec Corporation | Full color liquid crystal driver |
US5657040A (en) * | 1993-12-29 | 1997-08-12 | Casio Computer Co., Ltd. | Driving apparatus for stably driving high-definition and large screen liquid crystal display panels |
WO1998012695A1 (en) * | 1996-09-19 | 1998-03-26 | Vivid Semiconductor, Inc. | Lcd driver ic with pixel inversion operation |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7027028B2 (en) * | 2002-03-22 | 2006-04-11 | Seiko Epson Corporation | Electrooptic device, driver circuit for electrooptic device, and electronic equipment |
US6954201B1 (en) * | 2002-11-06 | 2005-10-11 | National Semiconductor Corporation | Data bus system and protocol for graphics displays |
US7068686B2 (en) | 2003-05-01 | 2006-06-27 | Genesis Microchip Inc. | Method and apparatus for efficient transmission of multimedia data packets |
US7177329B2 (en) | 2003-05-01 | 2007-02-13 | Genesis Microchip Inc. | Method and apparatus for efficient transmission of multimedia data packets |
US7088741B2 (en) | 2003-05-01 | 2006-08-08 | Genesis Microchip Inc. | Using an auxilary channel for video monitor training |
KR100544261B1 (en) * | 2003-05-15 | 2006-01-23 | 가부시끼가이샤 르네사스 테크놀로지 | Display control circuit and display driving circuit |
US7110009B2 (en) | 2003-05-15 | 2006-09-19 | Renesas Technology Corp. | Display control circuit and display driving circuit |
EP1517292A3 (en) * | 2003-09-18 | 2006-01-18 | Genesis Microchip, Inc. | Using packet transfer for driving LCD panel driver electronics |
CN100430988C (en) * | 2003-09-18 | 2008-11-05 | 创世纪微芯片公司 | Using packet transfer for driving LCD panel driver electronics |
EP1548697A2 (en) | 2003-11-26 | 2005-06-29 | Lg Electronics Inc. | Apparatus for driving plasma display panel |
EP1548697A3 (en) * | 2003-11-26 | 2008-10-01 | Lg Electronics Inc. | Apparatus for driving plasma display panel |
US7598930B2 (en) | 2003-11-26 | 2009-10-06 | Lg Electronics Inc. | Apparatus for driving plasma display panel |
US7924240B2 (en) | 2003-11-26 | 2011-04-12 | Lg Electronics Inc. | Apparatus for driving plasma display panel |
CN109920366A (en) * | 2018-03-22 | 2019-06-21 | 广州硅芯电子科技有限公司 | A kind of LED display device and its operating method |
CN111954901A (en) * | 2018-04-24 | 2020-11-17 | 惠普发展公司,有限责任合伙企业 | Display device comprising switches for selecting column pixel data |
Also Published As
Publication number | Publication date |
---|---|
KR20010071394A (en) | 2001-07-28 |
KR100607614B1 (en) | 2006-08-02 |
WO1999063513A3 (en) | 2000-05-04 |
AU4422799A (en) | 1999-12-20 |
WO1999063513A9 (en) | 2000-03-09 |
CA2334111A1 (en) | 1999-12-09 |
JP2002517790A (en) | 2002-06-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6940496B1 (en) | Display module driving system and digital to analog converter for driving display | |
WO1999063513A2 (en) | Display module driving system comprising digital to analog converters | |
US5192945A (en) | Device and method for driving a liquid crystal panel | |
US5017914A (en) | Circuit for driving a liquid crystal display panel | |
EP1191513B1 (en) | Active matrix display device | |
US5170158A (en) | Display apparatus | |
US5157386A (en) | Circuit for driving a liquid crystal display panel | |
EP0368572B1 (en) | Device and method for driving a liquid crystal panel | |
US7110009B2 (en) | Display control circuit and display driving circuit | |
EP2439723B1 (en) | Driving circuit and method for driving a display | |
JP2003208135A (en) | Data driving device and its method for liquid crystal display device | |
JPH075853A (en) | Source driving device of liquid-crystal display | |
JP2003228339A (en) | Liquid crystal display device and its driving method | |
CN1285944A (en) | System and method for data planarization | |
JP2719224B2 (en) | Display device drive circuit | |
JPH09138670A (en) | Driving circuit for liquid crystal display device | |
US6307531B1 (en) | Liquid crystal display having driving integrated circuits in a single bank | |
KR100345285B1 (en) | Digital driving circuit for LCD | |
JPH05232898A (en) | Image signal processing circuit | |
JP2747583B2 (en) | Liquid crystal panel drive circuit and liquid crystal device | |
JP3044627B2 (en) | LCD panel drive circuit | |
KR101063128B1 (en) | Drive device, drive method and display panel drive system | |
JP2000250495A (en) | Data line driving device for liquid crystal display panel | |
US6933914B2 (en) | Image display apparatus | |
JPH02170784A (en) | Line memory circuit for driving liquid crystal panel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
AK | Designated states |
Kind code of ref document: C2 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: C2 Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
COP | Corrected version of pamphlet |
Free format text: PAGES 1/8-8/8, DRAWINGS, REPLACED BY NEW PAGES 1/8-8/8; DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AE AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): GH GM KE LS MW SD SL SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2000 552653 Kind code of ref document: A Format of ref document f/p: F |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020007013725 Country of ref document: KR |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWP | Wipo information: published in national office |
Ref document number: 1020007013725 Country of ref document: KR |
|
122 | Ep: pct application non-entry in european phase | ||
ENP | Entry into the national phase |
Ref document number: 2334111 Country of ref document: CA |
|
WWG | Wipo information: grant in national office |
Ref document number: 1020007013725 Country of ref document: KR |