US8860468B1 - Clock multiplexer - Google Patents
Clock multiplexer Download PDFInfo
- Publication number
- US8860468B1 US8860468B1 US13/912,170 US201313912170A US8860468B1 US 8860468 B1 US8860468 B1 US 8860468B1 US 201313912170 A US201313912170 A US 201313912170A US 8860468 B1 US8860468 B1 US 8860468B1
- Authority
- US
- United States
- Prior art keywords
- clock
- signal
- output
- flip
- flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 57
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 57
- 230000007704 transition Effects 0.000 description 13
- 238000010586 diagram Methods 0.000 description 11
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/08—Clock generators with changeable or programmable clock frequency
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/04—Shaping pulses by increasing duration; by decreasing duration
- H03K5/05—Shaping pulses by increasing duration; by decreasing duration by the use of clock signals or other time reference signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/04—Shaping pulses by increasing duration; by decreasing duration
- H03K5/06—Shaping pulses by increasing duration; by decreasing duration by the use of delay lines or other analogue delay elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/125—Discriminating pulses
- H03K5/1252—Suppression or limitation of noise or interference
Abstract
Description
Claims (12)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/912,170 US8860468B1 (en) | 2013-06-06 | 2013-06-06 | Clock multiplexer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/912,170 US8860468B1 (en) | 2013-06-06 | 2013-06-06 | Clock multiplexer |
Publications (1)
Publication Number | Publication Date |
---|---|
US8860468B1 true US8860468B1 (en) | 2014-10-14 |
Family
ID=51661104
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/912,170 Active 2033-07-04 US8860468B1 (en) | 2013-06-06 | 2013-06-06 | Clock multiplexer |
Country Status (1)
Country | Link |
---|---|
US (1) | US8860468B1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9317639B1 (en) * | 2014-10-27 | 2016-04-19 | Freescale Semiconductor, Inc. | System for reducing power consumption of integrated circuit |
US9362927B2 (en) * | 2011-05-01 | 2016-06-07 | Intersil Americas LLC | Advanced clock synchronization circuit |
US9360883B1 (en) | 2015-08-26 | 2016-06-07 | Freescale Semiconductor, Inc. | Clock multiplexer for generating glitch-free clock signal |
US9490789B1 (en) | 2016-04-27 | 2016-11-08 | Freescale Semiconductor, Inc. | Glitch-free clock switching circuit using Muller C-elements |
US9891654B2 (en) | 2016-02-10 | 2018-02-13 | Nxp Usa, Inc. | Secure clock switch circuit |
US20210382519A1 (en) * | 2020-06-04 | 2021-12-09 | Realtek Semiconductor Corporation | Clock multiplexer device and clock switching method |
CN113783564A (en) * | 2020-06-10 | 2021-12-10 | 瑞昱半导体股份有限公司 | Clock signal multiplexer device and clock switching method |
US20230421144A1 (en) * | 2022-06-23 | 2023-12-28 | Nuvoton Technology Corporation | Clock switching device |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5231636A (en) | 1991-09-13 | 1993-07-27 | National Semiconductor Corporation | Asynchronous glitchless digital MUX |
US6501304B1 (en) | 2001-10-11 | 2002-12-31 | International Business Machines Corporation | Glitch-less clock selector |
US6563349B2 (en) * | 2001-06-27 | 2003-05-13 | Texas Instruments Incorporated | Multiplexor generating a glitch free output when selecting from multiple clock signals |
US6975145B1 (en) | 2003-06-02 | 2005-12-13 | Xilinx, Inc. | Glitchless dynamic multiplexer with synchronous and asynchronous controls |
US7046047B2 (en) * | 2003-12-25 | 2006-05-16 | Fujitsu Limited | Clock switching circuit |
US20080284484A1 (en) * | 2007-05-15 | 2008-11-20 | Broadcom Corporation | Clock switch for generation of multi-frequency clock signal |
US20080309393A1 (en) * | 2003-07-31 | 2008-12-18 | Actel Corporation | Clock-generator architecture for a programmable-logic-based system on a chip |
US20090016049A1 (en) | 2007-03-21 | 2009-01-15 | Paul Hedrick | Modular utility light |
US20090016495A1 (en) | 2005-12-22 | 2009-01-15 | Level 3 Communications Llc | Registration of multiple voip devices |
US20090039940A1 (en) * | 2007-08-10 | 2009-02-12 | Heon-Seok Hong | Apparatus and method for preventing generation of glitch in a clock switching circuit |
US7629828B1 (en) | 2007-04-27 | 2009-12-08 | Zilog, Inc. | Glitch-free clock multiplexer that provides an output clock signal based on edge detection |
US20100001767A1 (en) * | 2007-03-20 | 2010-01-07 | Fujitsu Microelectronics Limited | Clock signal selection circuit |
US7679408B2 (en) | 2007-12-20 | 2010-03-16 | International Business Machines Corporation | Glitchless clock multiplexer optimized for synchronous and asynchronous clocks |
US8086989B2 (en) | 2007-12-20 | 2011-12-27 | International Business Machines Corporation | Structure for glitchless clock multiplexer optimized for synchronous and asynchronous clocks |
-
2013
- 2013-06-06 US US13/912,170 patent/US8860468B1/en active Active
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5231636A (en) | 1991-09-13 | 1993-07-27 | National Semiconductor Corporation | Asynchronous glitchless digital MUX |
US6563349B2 (en) * | 2001-06-27 | 2003-05-13 | Texas Instruments Incorporated | Multiplexor generating a glitch free output when selecting from multiple clock signals |
US6501304B1 (en) | 2001-10-11 | 2002-12-31 | International Business Machines Corporation | Glitch-less clock selector |
US6975145B1 (en) | 2003-06-02 | 2005-12-13 | Xilinx, Inc. | Glitchless dynamic multiplexer with synchronous and asynchronous controls |
US20080309393A1 (en) * | 2003-07-31 | 2008-12-18 | Actel Corporation | Clock-generator architecture for a programmable-logic-based system on a chip |
US7046047B2 (en) * | 2003-12-25 | 2006-05-16 | Fujitsu Limited | Clock switching circuit |
US20090016495A1 (en) | 2005-12-22 | 2009-01-15 | Level 3 Communications Llc | Registration of multiple voip devices |
US20100001767A1 (en) * | 2007-03-20 | 2010-01-07 | Fujitsu Microelectronics Limited | Clock signal selection circuit |
US20090016049A1 (en) | 2007-03-21 | 2009-01-15 | Paul Hedrick | Modular utility light |
US7629828B1 (en) | 2007-04-27 | 2009-12-08 | Zilog, Inc. | Glitch-free clock multiplexer that provides an output clock signal based on edge detection |
US20080284484A1 (en) * | 2007-05-15 | 2008-11-20 | Broadcom Corporation | Clock switch for generation of multi-frequency clock signal |
US20090039940A1 (en) * | 2007-08-10 | 2009-02-12 | Heon-Seok Hong | Apparatus and method for preventing generation of glitch in a clock switching circuit |
US7679408B2 (en) | 2007-12-20 | 2010-03-16 | International Business Machines Corporation | Glitchless clock multiplexer optimized for synchronous and asynchronous clocks |
US8086989B2 (en) | 2007-12-20 | 2011-12-27 | International Business Machines Corporation | Structure for glitchless clock multiplexer optimized for synchronous and asynchronous clocks |
Non-Patent Citations (1)
Title |
---|
Mahmud, Rafey, "Techniques to make clock switching glitch free," EE Times Jun. 26, 2003 (http://www.eetimes.com/story/OEG20030626S0035). |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9362927B2 (en) * | 2011-05-01 | 2016-06-07 | Intersil Americas LLC | Advanced clock synchronization circuit |
US9317639B1 (en) * | 2014-10-27 | 2016-04-19 | Freescale Semiconductor, Inc. | System for reducing power consumption of integrated circuit |
US9360883B1 (en) | 2015-08-26 | 2016-06-07 | Freescale Semiconductor, Inc. | Clock multiplexer for generating glitch-free clock signal |
US9891654B2 (en) | 2016-02-10 | 2018-02-13 | Nxp Usa, Inc. | Secure clock switch circuit |
US9490789B1 (en) | 2016-04-27 | 2016-11-08 | Freescale Semiconductor, Inc. | Glitch-free clock switching circuit using Muller C-elements |
US20210382519A1 (en) * | 2020-06-04 | 2021-12-09 | Realtek Semiconductor Corporation | Clock multiplexer device and clock switching method |
TWI756708B (en) * | 2020-06-04 | 2022-03-01 | 瑞昱半導體股份有限公司 | Clock multiplexer device and clock switching method |
US11740651B2 (en) * | 2020-06-04 | 2023-08-29 | Realtek Semiconductor Corporation | Clock multiplexer device and clock switching method |
CN113783564A (en) * | 2020-06-10 | 2021-12-10 | 瑞昱半导体股份有限公司 | Clock signal multiplexer device and clock switching method |
US20230421144A1 (en) * | 2022-06-23 | 2023-12-28 | Nuvoton Technology Corporation | Clock switching device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8860468B1 (en) | Clock multiplexer | |
US9331680B2 (en) | Low power clock gated flip-flops | |
US9641159B1 (en) | Flip-flop circuit | |
CN107911104B (en) | Clock gating circuit | |
US9685953B1 (en) | Low latency asynchronous interface circuits | |
US9658971B2 (en) | Universal SPI (serial peripheral interface) | |
US9979381B1 (en) | Semi-data gated flop with low clock power/low internal power with minimal area overhead | |
US8643411B1 (en) | System for generating gated clock signals | |
US10075153B2 (en) | Low-power clock-gated synchronizer, a data processing system that incorporates the same and a synchronization method | |
US8659336B2 (en) | Apparatus and method for synchronising signals | |
US9081061B1 (en) | Scan flip-flop | |
US9130549B2 (en) | Multiplexer flop | |
US9317639B1 (en) | System for reducing power consumption of integrated circuit | |
US8644439B2 (en) | Circuits and methods for signal transfer between different clock domains | |
TWI486607B (en) | Scan test circuit | |
US7436220B2 (en) | Partially gated mux-latch keeper | |
CN103208980B (en) | A kind of window voltage comparison means | |
US6873183B1 (en) | Method and circuit for glitchless clock control | |
US8975921B1 (en) | Synchronous clock multiplexer | |
US8890594B1 (en) | System for functional reset across multiple clock domains | |
US10014849B2 (en) | Clock detectors and methods of detecting clocks | |
US20090259892A1 (en) | Method and Apparatus for Producing a Metastable Flip Flop | |
US10454457B1 (en) | Self-gating flip-flop | |
US20120033772A1 (en) | Synchroniser circuit and method | |
CN102611431B (en) | Register with combinational logic path |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KHANDELWAL, AMITESH;JAIN, GAURAV;MAHAJAN, ABHISHEK;REEL/FRAME:030563/0582 Effective date: 20130528 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031248/0698 Effective date: 20130731 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031248/0510 Effective date: 20130731 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031248/0627 Effective date: 20130731 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031248/0750 Effective date: 20130731 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266 Effective date: 20131101 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0844 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0804 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0819 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037445/0592 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001 Effective date: 20160525 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: MERGER;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:041144/0363 Effective date: 20161107 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536 Effective date: 20151207 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001 Effective date: 20190217 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097 Effective date: 20190903 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |