US20150379184A1 - Layout method for printed circuit board - Google Patents
Layout method for printed circuit board Download PDFInfo
- Publication number
- US20150379184A1 US20150379184A1 US14/843,094 US201514843094A US2015379184A1 US 20150379184 A1 US20150379184 A1 US 20150379184A1 US 201514843094 A US201514843094 A US 201514843094A US 2015379184 A1 US2015379184 A1 US 2015379184A1
- Authority
- US
- United States
- Prior art keywords
- chip
- pcb
- memory
- dram
- routing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
-
- G06F17/5077—
-
- G06F17/5072—
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/394—Routing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2113/00—Details relating to the application field
- G06F2113/18—Chip packaging
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2113/00—Details relating to the application field
- G06F2113/20—Packaging, e.g. boxes or containers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2115/00—Details relating to the type of the circuit
- G06F2115/12—Printed circuit boards [PCB] or multi-chip modules [MCM]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
- G06F2119/18—Manufacturability analysis or optimisation for manufacturability
Definitions
- the invention relates to a layout method for a printed circuit board (PCB), and more particularly, to a layout method of an embedded multi-chip package (eMCP) for a PCB.
- PCB printed circuit board
- eMCP embedded multi-chip package
- PCB printed circuit boards
- chips mounted on the PCBs are continuing to be miniaturized, while frequencies of electronic signals transmitted on the PCBs are being increased.
- a PCB layout diagram file (design) is created based on a circuit schematic diagram, and includes a plurality of layout modules.
- layout software e.g. an electronic design automation (EDA) tool
- EDA electronic design automation
- Layout methods for a printed circuit board are provided.
- An embodiment of a layout method for a PCB is provided.
- a memory type of a dynamic random access memory (DRAM) to be mounted on the PCB is obtained.
- a module group is obtained from a database according to the memory type of the DRAM, wherein the module group comprises a plurality of routing modules.
- a plurality of PCB parameters are obtained.
- a specific routing module is selected from the module group according to the PCB parameters.
- the specific routing module is implemented into a layout design of the PCB.
- the specific routing module comprises layout information regarding a main chip, a memory chip and a routing configuration between the main chip and the memory chip.
- EDA Electronic design automation
- a memory type of a dynamic random access memory (DRAM) to be mounted on the PCB is obtained.
- a module group is obtained from a database according to the memory type of the DRAM and the EDA information, wherein the module group comprises a plurality of routing modules.
- a plurality of PCB parameters are obtained.
- a specific routing module is selected from the module group according to the PCB parameters.
- the specific routing module is implemented into a layout design of the PCB provided by the PCB EDA tool.
- the specific routing module comprises layout information regarding a main chip, a memory chip and a routing configuration between the main chip and the memory chip.
- a layout method for a PCB is performed by a server.
- a project ID corresponding to the PCB from a client is obtained.
- the project ID is recognized to determine whether the project ID exists in an account list.
- At least one module group from a database of a server is obtained according to the project ID when the project ID does not exist in the account list, wherein the module group comprises a plurality of routing modules.
- a plurality of PCB parameters are obtained.
- At least one specific routing module is selected from the module group according to the PCB parameters.
- the specific routing module is provided to the client.
- the project ID is added into the account list.
- the specific routing module comprises layout information regarding a main chip, a memory chip and a routing configuration between the main chip and the memory chip.
- the client implements the specific routing module into a layout design of the PCB.
- FIG. 1 shows a schematic illustrating an embedded multi-chip package (eMCP);
- FIG. 2 shows a circuit design simulation system for a printed circuit board according to an embodiment of the invention
- FIG. 3A shows a schematic illustrating a layout module for a PCB according to an embodiment of the invention
- FIG. 3B shows an example illustrating a routing configuration of the layout module of FIG. 3A ;
- FIG. 3C shows a table illustrating a module group of a specific eMCP chip (e.g. LPDDR2+eMMC);
- FIG. 4 shows a layout method for a PCB according to an embodiment of the invention, wherein the layout method is performed by the circuit design simulation system of FIG. 2 ;
- FIG. 5 shows a schematic illustrating a layout design according to an embodiment of the invention
- FIG. 6A shows a schematic illustrating a layout module for a PCB according to another embodiment of the invention.
- FIG. 6B shows a schematic illustrating a layout module for a PCB according to another embodiment of the invention.
- FIG. 7 shows a layout server and a plurality of clients according to an embodiment of the invention.
- FIG. 8 shows a layout method for a PCB according to another embodiment of the invention, wherein the layout method is performed by the layout server of FIG. 7 .
- FIG. 1 shows a schematic illustrating an embedded multi-chip package (eMCP) 100 .
- eMCP is a kind of package type for mobile memory which integrates a mobile DRAM and a flash memory into one chip.
- the eMCP 100 comprises an Embedded MultiMediaCard (eMMC) 120 and a mobile DDR 150 .
- the eMMC 120 conforms to a flash memory card standard, which describes an architecture consisting of an embedded storage solution with a controller 130 and a flash memory 140 .
- the controller 130 and the flash memory 140 are integrated in a ball grid array (BGA) package.
- BGA ball grid array
- Mobile DDR 150 also known as Low Power DDR (LPDDR)
- LPDDR Low Power DDR
- DDR double data rate
- Using the eMCP 100 helps to save a lot of hardware space, thus allowing mobile devices (e.g. a smart phone) to be thinner and casings to be enclosed more properly.
- the major defect of an eMCP is the design issues of high-speed memory buses on PCBs.
- FIG. 2 shows a circuit design simulation system 200 for a printed circuit board according to an embodiment of the invention.
- the circuit design simulation system 200 comprises a processor 210 , a display 220 , a storage unit 230 and a user interface 240 .
- the display 220 , the storage unit 230 and the user interface 240 are coupled to the processor 210 .
- the user interface 240 is used to receive layout information or settings (e.g. layout parameters, net-lists and so on) provided by a designer.
- the storage unit 230 comprises a database for storing a plurality of layout modules.
- the processor 210 is used to perform a PCB electronic design automation (EDA) tool, which obtains the layout information or settings from the user interface 240 and performs a PCB circuit layout design according to the layout modules from the storage unit 230 , so as to display a layout design on the display 220 .
- EDA electronic design automation
- the storage unit 230 is disposed in a server.
- FIG. 3A shows a schematic illustrating a layout module 300 for a PCB according to an embodiment of the invention.
- the layout module 300 comprises a memory chip 310 and a main chip 320 , wherein the memory chip 310 is an eMCP package and the main chip 320 is a system on chip (SOC) chip.
- SOC system on chip
- FIG. 3B shows an example illustrating a routing configuration of the layout module 300 of FIG. 3A .
- the chips 310 and 320 are BGA packages.
- FIG. 3B only a portion of the pads/vias 330 , a portion of the pads/vias 340 and a portion of the traces 350 are displayed to simplify description, wherein the pads/vias 330 are designed for the pins of the chip 310 , the pads/vias 340 are designed for the pins of the chip 320 , and the traces 350 are designed for interconnection between the chips 310 and 320 .
- various PCB standard parameters e.g.
- FIG. 3C shows a table illustrating a module group of a specific eMCP chip (e.g. LPDDR2+eMMC).
- the module group comprises 12 routing modules MMD_S 1 -MMD_S 6 and MMD_D 1 -MMD_D 6 for the chips 310 and 320 .
- the PCB standard parameters comprise a layer count (e.g. 8 or 10 Layers), a stack-up setting (e.g.
- the routing modules MMD_S 1 -MMD_S 6 are provided for 8-layer PCBs, and the routing modules MMD_D 1 -MMD_D 6 are provided for 10-layer PCBs.
- a component placement parameter indicates that the components can be mounted on a single-sided or double-sided PCB.
- FIG. 4 shows a layout method for a PCB according to an embodiment of the invention, wherein the layout method is performed by the circuit design simulation system of FIG. 2 .
- EDA electronic design automation
- step S 410 electronic design automation (EDA) information regarding a PCB EDA tool is obtained by the processor 210 .
- a memory type of a mobile DRAM is obtained by the processor 210 , wherein an eMCP chip comprising the mobile DRAM is to be mounted on the PCB.
- the memory type of the mobile DRAM is input by a user via the user interface 240 .
- the memory type of the mobile DRAM is obtained according to a net-list of the PCB from the user interface 240 or the storage unit 230 .
- the processor 210 transmits a requirement corresponding to the memory type of the mobile DRAM and the EDA information to the storage unit 230 , so as to obtain a module group from the database of the storage unit 230 , wherein the module group comprises a plurality of routing modules corresponding to the memory type of the mobile DRAM.
- a plurality of PCB parameters are obtained by the processor 210 , wherein the PCB parameters comprises a layer count, a stack-up setting, a via type and component placement information of the PCB.
- the PCB parameters are input by a user via the user interface 240 .
- the PCB parameters are obtained according to a net-list of the PCB from the user interface 240 or the storage unit 230 .
- a suitable routing module is selected from the module group according to the PCB parameters. For example, if the layer count is “8”, the stack-up setting is “HDI+1”, the via type is “1+6+1” and the component placement is “double-sided”.
- the processor 210 may select the routing module MMD_S 2 from the table of FIG. 2 as the suitable routing module.
- the suitable routing module is implemented into a layout design displayed in the display via the PCB EDA tool, as shown in FIG.
- the suitable routing module is fully implemented in the layout design.
- the suitable routing module is partially implemented in the layout design. For example, the placement of an eMCP chip, a SOC chip and peripheral components (e.g. bypass capacitors) are copied to the layout design. Next, the traces, the vias and the power/ground planes are copied to the layout design, and then the traces, the vias and the power/ground planes are modified by a user via the user interface 240 . Specifically, the eMCP chip and the main chip are completely implemented in the layout design, and the routing configuration is partially implemented in the layout design.
- FIG. 6A shows a schematic illustrating a layout module 600 for a PCB according to another embodiment of the invention.
- the layout module 600 comprises a package-on-package (POP) package 610 and a power management chip 620 .
- the POP package 610 comprises at least two chips, wherein one of the chips is a main chip and the other chip is a memory chip.
- the memory chip is a DRAM.
- the power management chip 620 is used to provide various voltages to the POP package 610 and other devices on the PCB. In the embodiment, no DRAM is mounted on the PCB because the DRAM has been integrated into the POP type package, thereby decreasing design complexity.
- the PCB routing between the POP package 610 and the power management chip 620 is a routing module according to power delivery network (PDN) on the PCB in advance, the design of power arrangement is simplified for the PCB.
- PDN power delivery network
- a plurality of routing modules can be provided for the POP package 610 and the power management chip 620 .
- a table illustrating a module group of a specific power management chip can also be established.
- FIG. 6B shows a schematic illustrating a layout module 650 for a PCB according to another embodiment of the invention.
- the layout module 650 comprises a memory chip 660 , a main chip 670 and a power management chip 680 , wherein the memory chip 660 is a DARM chip and the main chip 670 is a SOC chip.
- the PCB routing between the memory chip 660 , the main chip 670 and the power management chip 680 to be a routing module in advance, the design of power arrangement and high-speed memory buses is simplified for the PCB, whereby it is easy to mount or repair the components of the PCB and costs and design times are decreased for a product manufacturer.
- a plurality of routing modules can be provided for the memory chip 660 , the main chip 670 and the power management chip 680 .
- the placement of the memory chip 660 , the main chip 670 and the power management chip 680 is determined according to the memory type of the memory chip 660 and the PDN of the PCB.
- the PCB routing between the large and complex chips can be designed to be a routing module in advance, so as to simplify the PCB design.
- FIG. 7 shows a layout server 710 and a plurality of clients 720 A- 720 D according to an embodiment of the invention.
- the layout server 710 comprises at least one database 730 for storing a plurality of layout groups. Furthermore, the database 730 further comprises a look up table which records the relationships between the module groups and various PCB projects.
- Each of the clients 720 A- 720 D may comprises a processor (e.g. the processor 210 of FIG. 2 ), a display (e.g. the display 220 of FIG. 2 ) and the user interface (e.g. the user interface 240 of FIG. 2 ). In one embodiment, each of the clients 720 A- 720 D may be the circuit design simulation system 200 of FIG. 2 .
- the user interface is used to receive layout information or settings (e.g. layout parameters, net-lists and so on) provided by a designer.
- the processor is used to perform a PCB electronic design automation (EDA) tool, which obtains the layout information or settings from the user interface and performs a PCB circuit layout design according to the layout modules from the layout server 710 , so as to display a layout design on the display.
- EDA electronic design automation
- the layout modules stored in the database of the layout server 710 can be accessed by the clients 720 A- 720 D, respectively.
- a plurality of routing modules can be provided.
- a table illustrating a module group of a specific power management chip can also be established.
- a user of the client can find the suitable routing modules by checking required parameters on the look up table.
- FIG. 8 shows a layout method for a PCB according to another embodiment of the invention, wherein the layout method is performed by the layout server 710 of FIG. 7 .
- EDA electronic design automation
- step S 810 electronic design automation (EDA) information regarding a PCB EDA tool is obtained by the layout server 710 , wherein the EDA information is provided by one of the clients 720 A- 720 D.
- step S 820 the layout server 710 obtains a project ID from the client.
- step S 830 the layout server 710 recognizes the project ID to determine whether the project ID exists in an account list, wherein the account list is stored in the database 730 and records the information regarding the project IDs that have logged in successfully.
- the layout server 710 obtains the required module groups from the database 730 according to the EDA information, the project ID and the look up table of the database 730 (step S 840 ), wherein each required module group comprises a plurality of routing modules corresponding to the project ID. Furthermore, the look up table can be modified by the client. In one embodiment, the look up table is provided by the client. Next, in step S 850 , a plurality of PCB parameters are obtained by the layout server 710 , wherein the PCB parameters comprises a layer count, a stack-up setting, a via type and component placement information of the PCB. In the embodiment, the PCB parameters are stored in the database 730 , and the PCB parameters can be modified by the client.
- the PCB parameters are input by a user via the client.
- the PCB parameters are obtained according to a net-list of the PCB from the client or the database 730 .
- the suitable routing modules are selected from the module groups according to the PCB parameters.
- the layout server 710 provides the suitable routing modules to the client (i.e. the suitable routing modules are downloaded to the client), so as to implement the suitable routing modules to a layout design via the PCB EDA tool. Simultaneously, the layout server 710 adds the project ID into the account list.
- the client can fully or partially implements the suitable routing modules into the layout design of the PCB.
- the layout server 710 will determine whether the suitable routing modules corresponding to the project ID have been updated in the database 730 . If yes, the layout server 710 provides the updated version of the routing modules to the client (step S 880 ). Thus, the layout design can be updated.
- the module groups and the look up table, and the PCB parameters can be stored in a storage media, such as a Flash memory device or an optical disc.
- a storage media such as a Flash memory device or an optical disc.
- the routing modules of the module groups are compatible with the user's PCB EDA tool, thereby the users can easily copy and use the routing modules on various PCB layout design.
Abstract
A printed circuit board (PCB) is provided. The PCB has a specific routing module, having a first chip, a memory chip, and a plurality of traces designed for interconnection between the first chip and the memory chip according to a routing configuration between the first chip and the memory chip. The memory chip is a dynamic random access memory (DRAM) with a memory type, the specific routing module is obtained from a module group comprising a plurality of routing modules according to a plurality of PCB parameters, and module group is obtained from a database according to the memory type of the DRAM.
Description
- This application is a Continuation of pending U.S. patent application Ser. No. 14/043,197, filed on Oct. 01, 2013 and entitled “LAYOUT METHOD FOR PRINTED CIRCUIT BOARD”, which claims the benefit of China Patent Application No. PCT/CN2012/082884, filed on Oct. 12, 2012, the entirety of which is incorporated by reference herein.
- 1. Field of the Invention
- The invention relates to a layout method for a printed circuit board (PCB), and more particularly, to a layout method of an embedded multi-chip package (eMCP) for a PCB.
- 2. Description of the Related Art
- Recently, electrical products tend to have higher efficiencies and be smaller. Therefore, sizes of printed circuit boards (PCB) and chips mounted on the PCBs are continuing to be miniaturized, while frequencies of electronic signals transmitted on the PCBs are being increased.
- A PCB layout diagram file (design) is created based on a circuit schematic diagram, and includes a plurality of layout modules. When designing a PCB using layout software (e.g. an electronic design automation (EDA) tool), signal performances of the components should be considered. For example, time is needed to arrange the placement of a memory and other related chips and the traces of high speed buses between the memory and the chips for a product manufacturer.
- Layout methods for a printed circuit board (PCB) are provided. An embodiment of a layout method for a PCB is provided. A memory type of a dynamic random access memory (DRAM) to be mounted on the PCB is obtained. A module group is obtained from a database according to the memory type of the DRAM, wherein the module group comprises a plurality of routing modules. A plurality of PCB parameters are obtained. A specific routing module is selected from the module group according to the PCB parameters. The specific routing module is implemented into a layout design of the PCB. The specific routing module comprises layout information regarding a main chip, a memory chip and a routing configuration between the main chip and the memory chip.
- Furthermore, another embodiment of a layout method for a PCB is provided. Electronic design automation (EDA) information regarding a PCB EDA tool is obtained. A memory type of a dynamic random access memory (DRAM) to be mounted on the PCB is obtained. A module group is obtained from a database according to the memory type of the DRAM and the EDA information, wherein the module group comprises a plurality of routing modules. A plurality of PCB parameters are obtained. A specific routing module is selected from the module group according to the PCB parameters. The specific routing module is implemented into a layout design of the PCB provided by the PCB EDA tool. The specific routing module comprises layout information regarding a main chip, a memory chip and a routing configuration between the main chip and the memory chip.
- Moreover, another embodiment of a layout method for a PCB is provided, wherein the layout method is performed by a server. A project ID corresponding to the PCB from a client is obtained. The project ID is recognized to determine whether the project ID exists in an account list. At least one module group from a database of a server is obtained according to the project ID when the project ID does not exist in the account list, wherein the module group comprises a plurality of routing modules. A plurality of PCB parameters are obtained. At least one specific routing module is selected from the module group according to the PCB parameters. The specific routing module is provided to the client. The project ID is added into the account list. The specific routing module comprises layout information regarding a main chip, a memory chip and a routing configuration between the main chip and the memory chip. The client implements the specific routing module into a layout design of the PCB.
- A detailed description is given in the following embodiments with reference to the accompanying drawings.
- The invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:
-
FIG. 1 shows a schematic illustrating an embedded multi-chip package (eMCP); -
FIG. 2 shows a circuit design simulation system for a printed circuit board according to an embodiment of the invention; -
FIG. 3A shows a schematic illustrating a layout module for a PCB according to an embodiment of the invention; -
FIG. 3B shows an example illustrating a routing configuration of the layout module ofFIG. 3A ; -
FIG. 3C shows a table illustrating a module group of a specific eMCP chip (e.g. LPDDR2+eMMC); -
FIG. 4 shows a layout method for a PCB according to an embodiment of the invention, wherein the layout method is performed by the circuit design simulation system ofFIG. 2 ; -
FIG. 5 shows a schematic illustrating a layout design according to an embodiment of the invention; -
FIG. 6A shows a schematic illustrating a layout module for a PCB according to another embodiment of the invention; -
FIG. 6B shows a schematic illustrating a layout module for a PCB according to another embodiment of the invention; -
FIG. 7 shows a layout server and a plurality of clients according to an embodiment of the invention; and -
FIG. 8 shows a layout method for a PCB according to another embodiment of the invention, wherein the layout method is performed by the layout server ofFIG. 7 . - The following description is of the best-contemplated mode of carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not be taken in a limiting sense. The scope of the invention is best determined by reference to the appended claims.
-
FIG. 1 shows a schematic illustrating an embedded multi-chip package (eMCP) 100. In general, eMCP is a kind of package type for mobile memory which integrates a mobile DRAM and a flash memory into one chip. InFIG. 1 , theeMCP 100 comprises an Embedded MultiMediaCard (eMMC) 120 and amobile DDR 150. TheeMMC 120 conforms to a flash memory card standard, which describes an architecture consisting of an embedded storage solution with acontroller 130 and aflash memory 140. Furthermore, thecontroller 130 and theflash memory 140 are integrated in a ball grid array (BGA) package. Moreover, Mobile DDR 150 (also known as Low Power DDR (LPDDR)) is a type of double data rate (DDR) synchronous DRAM for mobile computers. Using theeMCP 100 helps to save a lot of hardware space, thus allowing mobile devices (e.g. a smart phone) to be thinner and casings to be enclosed more properly. The major defect of an eMCP is the design issues of high-speed memory buses on PCBs. -
FIG. 2 shows a circuitdesign simulation system 200 for a printed circuit board according to an embodiment of the invention. The circuitdesign simulation system 200 comprises aprocessor 210, adisplay 220, astorage unit 230 and auser interface 240. Thedisplay 220, thestorage unit 230 and theuser interface 240 are coupled to theprocessor 210. Theuser interface 240 is used to receive layout information or settings (e.g. layout parameters, net-lists and so on) provided by a designer. Thestorage unit 230 comprises a database for storing a plurality of layout modules. Theprocessor 210 is used to perform a PCB electronic design automation (EDA) tool, which obtains the layout information or settings from theuser interface 240 and performs a PCB circuit layout design according to the layout modules from thestorage unit 230, so as to display a layout design on thedisplay 220. In one embodiment, thestorage unit 230 is disposed in a server. -
FIG. 3A shows a schematic illustrating alayout module 300 for a PCB according to an embodiment of the invention. Thelayout module 300 comprises amemory chip 310 and amain chip 320, wherein thememory chip 310 is an eMCP package and themain chip 320 is a system on chip (SOC) chip. By designing the PCB routing between thechips -
FIG. 3B shows an example illustrating a routing configuration of thelayout module 300 ofFIG. 3A . InFIG. 3B , thechips FIG. 3B , only a portion of the pads/vias 330, a portion of the pads/vias 340 and a portion of thetraces 350 are displayed to simplify description, wherein the pads/vias 330 are designed for the pins of thechip 310, the pads/vias 340 are designed for the pins of thechip 320, and thetraces 350 are designed for interconnection between thechips same eMCP chip 310 and thesame SOC chip 320.FIG. 3C shows a table illustrating a module group of a specific eMCP chip (e.g. LPDDR2+eMMC). In the table ofFIG. 3C , the module group comprises 12 routing modules MMD_S1-MMD_S6 and MMD_D1-MMD_D6 for thechips -
FIG. 4 shows a layout method for a PCB according to an embodiment of the invention, wherein the layout method is performed by the circuit design simulation system ofFIG. 2 . Referring toFIG. 2 andFIG. 4 together, in step S410, electronic design automation (EDA) information regarding a PCB EDA tool is obtained by theprocessor 210. Next, in step S420, a memory type of a mobile DRAM is obtained by theprocessor 210, wherein an eMCP chip comprising the mobile DRAM is to be mounted on the PCB. In one embodiment, the memory type of the mobile DRAM is input by a user via theuser interface 240. In another embodiment, the memory type of the mobile DRAM is obtained according to a net-list of the PCB from theuser interface 240 or thestorage unit 230. Next, in step S430, theprocessor 210 transmits a requirement corresponding to the memory type of the mobile DRAM and the EDA information to thestorage unit 230, so as to obtain a module group from the database of thestorage unit 230, wherein the module group comprises a plurality of routing modules corresponding to the memory type of the mobile DRAM. Next, in step S440, a plurality of PCB parameters are obtained by theprocessor 210, wherein the PCB parameters comprises a layer count, a stack-up setting, a via type and component placement information of the PCB. In one embodiment, the PCB parameters are input by a user via theuser interface 240. In another embodiment, the PCB parameters are obtained according to a net-list of the PCB from theuser interface 240 or thestorage unit 230. Next, in step S450, a suitable routing module is selected from the module group according to the PCB parameters. For example, if the layer count is “8”, the stack-up setting is “HDI+1”, the via type is “1+6+1” and the component placement is “double-sided”. Theprocessor 210 may select the routing module MMD_S2 from the table ofFIG. 2 as the suitable routing module. Next, in step 5460, the suitable routing module is implemented into a layout design displayed in the display via the PCB EDA tool, as shown inFIG. 5 . In one embodiment, the suitable routing module is fully implemented in the layout design. In another embodiment, the suitable routing module is partially implemented in the layout design. For example, the placement of an eMCP chip, a SOC chip and peripheral components (e.g. bypass capacitors) are copied to the layout design. Next, the traces, the vias and the power/ground planes are copied to the layout design, and then the traces, the vias and the power/ground planes are modified by a user via theuser interface 240. Specifically, the eMCP chip and the main chip are completely implemented in the layout design, and the routing configuration is partially implemented in the layout design. -
FIG. 6A shows a schematic illustrating alayout module 600 for a PCB according to another embodiment of the invention. Thelayout module 600 comprises a package-on-package (POP)package 610 and apower management chip 620. ThePOP package 610 comprises at least two chips, wherein one of the chips is a main chip and the other chip is a memory chip. In the embodiment, the memory chip is a DRAM. Furthermore, thepower management chip 620 is used to provide various voltages to thePOP package 610 and other devices on the PCB. In the embodiment, no DRAM is mounted on the PCB because the DRAM has been integrated into the POP type package, thereby decreasing design complexity. Furthermore, by designing the PCB routing between thePOP package 610 and thepower management chip 620 to be a routing module according to power delivery network (PDN) on the PCB in advance, the design of power arrangement is simplified for the PCB. As described above, according to various PCB standard parameters (e.g. layers, stack-up and via type, etc.) and the type of the memory chip of thePOP package 610, a plurality of routing modules can be provided for thePOP package 610 and thepower management chip 620. Similarly, according to various power requirements, a table illustrating a module group of a specific power management chip can also be established. - Furthermore, the amount of the chips of a layout module can be more than two.
FIG. 6B shows a schematic illustrating alayout module 650 for a PCB according to another embodiment of the invention. Thelayout module 650 comprises amemory chip 660, amain chip 670 and apower management chip 680, wherein thememory chip 660 is a DARM chip and themain chip 670 is a SOC chip. In the embodiment, by designing the PCB routing between thememory chip 660, themain chip 670 and thepower management chip 680 to be a routing module in advance, the design of power arrangement and high-speed memory buses is simplified for the PCB, whereby it is easy to mount or repair the components of the PCB and costs and design times are decreased for a product manufacturer. As described above, according to various PCB standard parameters (e.g. layers, stack-up and via type, etc.) and the type ofmemory chip 660, a plurality of routing modules can be provided for thememory chip 660, themain chip 670 and thepower management chip 680. Furthermore, the placement of thememory chip 660, themain chip 670 and thepower management chip 680 is determined according to the memory type of thememory chip 660 and the PDN of the PCB. Specifically, the PCB routing between the large and complex chips can be designed to be a routing module in advance, so as to simplify the PCB design. -
FIG. 7 shows alayout server 710 and a plurality ofclients 720A-720D according to an embodiment of the invention. Thelayout server 710 comprises at least onedatabase 730 for storing a plurality of layout groups. Furthermore, thedatabase 730 further comprises a look up table which records the relationships between the module groups and various PCB projects. Each of theclients 720A-720D may comprises a processor (e.g. theprocessor 210 ofFIG. 2 ), a display (e.g. thedisplay 220 ofFIG. 2 ) and the user interface (e.g. theuser interface 240 ofFIG. 2 ). In one embodiment, each of theclients 720A-720D may be the circuitdesign simulation system 200 ofFIG. 2 . The user interface is used to receive layout information or settings (e.g. layout parameters, net-lists and so on) provided by a designer. The processor is used to perform a PCB electronic design automation (EDA) tool, which obtains the layout information or settings from the user interface and performs a PCB circuit layout design according to the layout modules from thelayout server 710, so as to display a layout design on the display. IfFIG. 7 , the layout modules stored in the database of thelayout server 710 can be accessed by theclients 720A-720D, respectively. As described above, according to various PCB standard parameters (e.g. layers, stack-up and via type, etc.) and the types of a memory chip, a plurality of routing modules can be provided. Similarly, according to various power requirements, a table illustrating a module group of a specific power management chip can also be established. Furthermore, a user of the client can find the suitable routing modules by checking required parameters on the look up table. -
FIG. 8 shows a layout method for a PCB according to another embodiment of the invention, wherein the layout method is performed by thelayout server 710 ofFIG. 7 . Referring toFIG. 7 andFIG. 8 together, in step S810, electronic design automation (EDA) information regarding a PCB EDA tool is obtained by thelayout server 710, wherein the EDA information is provided by one of theclients 720A-720D. Next, in step S820, thelayout server 710 obtains a project ID from the client. Next, in step S830, thelayout server 710 recognizes the project ID to determine whether the project ID exists in an account list, wherein the account list is stored in thedatabase 730 and records the information regarding the project IDs that have logged in successfully. If the project ID does not exist in the account list, thelayout server 710 obtains the required module groups from thedatabase 730 according to the EDA information, the project ID and the look up table of the database 730 (step S840), wherein each required module group comprises a plurality of routing modules corresponding to the project ID. Furthermore, the look up table can be modified by the client. In one embodiment, the look up table is provided by the client. Next, in step S850, a plurality of PCB parameters are obtained by thelayout server 710, wherein the PCB parameters comprises a layer count, a stack-up setting, a via type and component placement information of the PCB. In the embodiment, the PCB parameters are stored in thedatabase 730, and the PCB parameters can be modified by the client. In one embodiment, the PCB parameters are input by a user via the client. In another embodiment, the PCB parameters are obtained according to a net-list of the PCB from the client or thedatabase 730. Next, in step S860, the suitable routing modules are selected from the module groups according to the PCB parameters. Next, in step S870, thelayout server 710 provides the suitable routing modules to the client (i.e. the suitable routing modules are downloaded to the client), so as to implement the suitable routing modules to a layout design via the PCB EDA tool. Simultaneously, thelayout server 710 adds the project ID into the account list. As described above, the client can fully or partially implements the suitable routing modules into the layout design of the PCB. Referring back to step S830, if the project ID exists in the account list, thelayout server 710 will determine whether the suitable routing modules corresponding to the project ID have been updated in thedatabase 730. If yes, thelayout server 710 provides the updated version of the routing modules to the client (step S880). Thus, the layout design can be updated. - Furthermore, the module groups and the look up table, and the PCB parameters can be stored in a storage media, such as a Flash memory device or an optical disc. Thus, the storage media can be delivered to various users. The routing modules of the module groups are compatible with the user's PCB EDA tool, thereby the users can easily copy and use the routing modules on various PCB layout design.
- While the invention has been described by way of example and in terms of the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
Claims (29)
1. A printed circuit board (PCB), comprising:
a specific routing module, comprises:
a first chip;
a memory chip; and
a plurality of traces designed for interconnection between the first chip and the memory chip according to a routing configuration between the first chip and the memory chip,
wherein the memory chip is a dynamic random access memory (DRAM) with a memory type,
wherein the specific routing module is obtained from a module group comprising a plurality of routing modules according to a plurality of PCB parameters,
wherein the module group is obtained from a database according to the memory type of the DRAM.
2. The PCB as claimed in claim 1 , wherein the DRAM is a mobile memory, and the DRAM and a flash memory are packaged in the memory chip, and the first chip is a system on chip (SOC) chip.
3. The PCB as claimed in claim 2 , wherein the specific routing module further comprises a second chip, wherein the second chip is a power management chip for providing a plurality of voltages to the first chip and the memory chip, and the traces are designed for interconnection between the first chip, the second chip and the memory chip according to the routing configuration between the first chip, second chip and memory chip.
4. The PCB as claimed in claim 1 , wherein the specific routing module further comprises a second chip, and the second chip and the DRAM are implemented in a package-on-package (POP) device, wherein the second chip is a system on chip (SOC) chip, and the first chip is a power management chip for providing a plurality of voltages to the POP device.
5. The PCB as claimed in claim 1 , wherein the database is disposed in a server, and the server provides the routing modules in response to a requirement corresponding to the memory type of the DRAM.
6. The PCB as claimed in claim 5 , wherein the requirement comprises information regarding a PCB electronic design automation (EDA) tool.
7. The PCB as claimed in claim 1 , wherein the PCB parameters comprises a layer count, a stack-up setting, a via type and component placement information of the PCB.
8. The PCB as claimed in claim 7 , wherein the via type of the PCB represents whether a plurality of vias of the PCB are stagger vias or stacked vias.
9. The PCB as claimed in claim 7 , wherein the component placement information represents whether the PCB is a single-sided PCB or a double-sided PCB.
10. The PCB as claimed in claim 1 , wherein the first chip, the memory chip and the traces corresponding to the routing configuration are completely implemented into the PCB when the specific routing module is fully implemented in the PCB, or the first chip and the memory chip are completely implemented into the PCB and the traces corresponding to the routing configuration are partially implemented into the PCB when the specific routing module is partially implemented in the PCB.
11. A printed circuit board (PCB), comprising:
a specific routing module, comprises:
a first chip;
a memory chip; and
a plurality of traces designed for interconnection between the first chip and the memory chip according to a routing configuration between the first chip and the memory chip,
wherein the memory chip is a dynamic random access memory (DRAM) with a memory type,
wherein the specific routing module is obtained from a module group comprising a plurality of routing modules according to a plurality of PCB parameters,
wherein the module group is obtained from a database according to the memory type of the DRAM and electronic design automation (EDA) information regarding a PCB EDA tool.
12. The PCB as claimed in claim 11 , wherein the DRAM is a mobile memory, and the DRAM and a flash memory are packaged in the memory chip, and the first chip is a system on chip (SOC) chip.
13. The PCB as claimed in claim 12 , wherein the specific routing module further comprises a second chip, wherein the second chip is a power management chip for providing a plurality of voltages to the first chip and the memory chip, and the traces are designed for interconnection between the first chip, the second chip and the memory chip according to the routing configuration between the first chip, second chip and memory chip.
14. The PCB as claimed in claim 11 , wherein the specific routing module further comprises a second chip, and the second chip and the DRAM are implemented in a package-on-package (POP) device, wherein the second chip is a system on chip (SOC) chip, and the first chip is a power management chip for providing a plurality of voltages to the POP device.
15. The PCB as claimed in claim 11 , wherein the database is disposed in a server, and the server provides the routing modules in response to a requirement corresponding to the memory type of the DRAM and the EDA information.
16. The PCB as claimed in claim 11 , wherein the PCB parameters comprises a layer count, a stack-up setting, a via type and component placement information of the PCB.
17. The PCB as claimed in claim 16 , wherein the via type of the PCB represents whether a plurality of vias of the PCB are stagger vias or stacked vias.
18. The PCB as claimed in claim 16 , wherein the component placement information represents whether the PCB is a single-sided PCB or a double-sided PCB.
19. The PCB as claimed in claim 11 , wherein the first chip, the memory chip and the traces corresponding to the routing configuration are completely implemented into the PCB when the specific routing module is fully implemented in the PCB, or the first chip and the memory chip are completely implemented into the PCB and the traces corresponding to the routing configuration are partially implemented into the PCB when the specific routing module is partially implemented in the PCB.
20. A printed circuit board (PCB), comprising:
a specific routing module, comprises:
a first chip;
a memory chip; and
a plurality of traces designed for interconnection between the first chip and the memory chip according to a routing configuration between the first chip and the memory chip,
wherein the memory chip is a dynamic random access memory (DRAM) with a memory type,
wherein the specific routing module is obtained from a module group comprising a plurality of routing modules according to a plurality of PCB parameters,
wherein the module group is obtained from a database according to a project ID corresponding to the PCB from a client.
21. The PCB as claimed in claim 20 , wherein the DRAM is a mobile memory, and the DRAM and a flash memory are packaged in the memory chip, and the first chip is a system on chip (SOC) chip.
22. The PCB as claimed in claim 21 , wherein the specific routing module further comprises a second chip, wherein the second chip is a power management chip for providing a plurality of voltages to the first chip and the memory chip, and the traces are designed for interconnection between the first chip, the second chip and the memory chip according to the routing configuration between the first chip, second chip and memory chip.
23. The PCB as claimed in claim 20 , wherein the specific routing module further comprises a second chip, and the second chip and the DRAM are implemented in a package-on-package (POP) device, wherein the second chip is a system on chip (SOC) chip, and the first chip is a power management chip for providing a plurality of voltages to the POP device.
24. The PCB as claimed in claim 20 , wherein the module group is obtained according to the project ID and a PCB electronic design automation (EDA) tool.
25. The PCB as claimed in claim 20 , wherein the PCB parameters is provided by the database or the client.
26. The PCB as claimed in claim 20 , wherein the PCB parameters comprises a layer count, a stack-up setting, a via type and component placement information of the PCB.
27. The PCB as claimed in claim 26 , wherein the via type of the PCB represents whether a plurality of vias of the PCB are stagger vias or stacked vias.
28. The PCB as claimed in claim 26 , wherein the component placement information represents whether the PCB is a single-sided PCB or a double-sided PCB.
29. The PCB as claimed in claim 20 , wherein the first chip, the memory chip and the traces corresponding to the routing configuration are completely implemented into the PCB when the specific routing module is fully implemented in the PCB, or the first chip and the memory chip are completely implemented into the PCB and the traces corresponding to the routing configuration are partially implemented into the PCB when the specific routing module is partially implemented in the PCB.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/843,094 US20150379184A1 (en) | 2012-10-12 | 2015-09-02 | Layout method for printed circuit board |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2012/082884 WO2014056201A1 (en) | 2012-10-12 | 2012-10-12 | Layout module for printed circuit board |
US14/043,197 US9158880B2 (en) | 2012-10-12 | 2013-10-01 | Layout method for printed circuit board |
US14/843,094 US20150379184A1 (en) | 2012-10-12 | 2015-09-02 | Layout method for printed circuit board |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/043,197 Continuation US9158880B2 (en) | 2012-10-12 | 2013-10-01 | Layout method for printed circuit board |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150379184A1 true US20150379184A1 (en) | 2015-12-31 |
Family
ID=50476651
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/043,197 Expired - Fee Related US9158880B2 (en) | 2012-10-12 | 2013-10-01 | Layout method for printed circuit board |
US14/843,113 Active 2032-10-18 US9846756B2 (en) | 2012-10-12 | 2015-09-02 | Layout method for printed circuit board |
US14/843,094 Abandoned US20150379184A1 (en) | 2012-10-12 | 2015-09-02 | Layout method for printed circuit board |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/043,197 Expired - Fee Related US9158880B2 (en) | 2012-10-12 | 2013-10-01 | Layout method for printed circuit board |
US14/843,113 Active 2032-10-18 US9846756B2 (en) | 2012-10-12 | 2015-09-02 | Layout method for printed circuit board |
Country Status (3)
Country | Link |
---|---|
US (3) | US9158880B2 (en) |
CN (2) | CN106227966A (en) |
WO (1) | WO2014056201A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3196772A3 (en) * | 2016-01-19 | 2017-11-22 | MediaTek Inc. | Hybrid system integrating package-on-package soc and embedded multi-chip package on one main circuit board |
US10936781B1 (en) * | 2019-11-05 | 2021-03-02 | Hongfujin Precision Electronics(Tianjin)Co., Ltd. | Method for setting parameters in design of printed circuit board, device employing method, and non-transitory storage medium |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2014056201A1 (en) * | 2012-10-12 | 2014-04-17 | Mediatek Inc. | Layout module for printed circuit board |
CN104902691B (en) * | 2014-07-29 | 2017-11-03 | 华东理工大学 | Printed circuit board assembly information system and its implementation |
US10055040B2 (en) * | 2015-04-01 | 2018-08-21 | Shanghai Tianma Micro-electronics Co., Ltd. | Array substrate, touch display panel and touch display device |
US10042397B2 (en) | 2016-02-18 | 2018-08-07 | Battelle Energy Alliance, Llc. | Energetic potting materials, electronic devices potted with the energetic potting materials, and related methods |
CN105868454B (en) * | 2016-03-24 | 2019-04-02 | 航天科技控股集团股份有限公司 | A kind of PCB design method of the embedded system based on A20 |
US10528694B2 (en) * | 2016-09-01 | 2020-01-07 | Joebotics Incorporated | Breadboard and electronics experimentation system |
CN107092716A (en) * | 2017-03-15 | 2017-08-25 | 郑州航空工业管理学院 | The implementation method and device of a kind of Electronic Design |
CN107480361B (en) * | 2017-08-03 | 2021-04-23 | 深圳市景旺电子股份有限公司 | Method, storage medium and device for generating circuit board processing information |
CN110633480B (en) * | 2018-06-22 | 2023-04-28 | 北京比特大陆科技有限公司 | Method and system for configuring chip connection mode |
CN109472099A (en) * | 2018-11-19 | 2019-03-15 | 郑州云海信息技术有限公司 | A kind of printed circuit board and production method of server |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030141585A1 (en) * | 2002-01-28 | 2003-07-31 | Nai-Shung Chang | Layout structure and method for supporting two different package techniques of CPU |
US20060093129A1 (en) * | 2004-09-20 | 2006-05-04 | Infineon Technologies Ag | Embedded switchable power ring |
US20080111535A1 (en) * | 2006-11-14 | 2008-05-15 | Delta Electronics, Inc. | Separate type converter having relatively better effectiveness |
US20090019403A1 (en) * | 2005-04-15 | 2009-01-15 | Matsushita Electric Industrial Co., Ltd. | Circuit wiring interference analysis device, interference analysis program, database used in interference analysis device, and asymmetrically connected line model |
US20120140423A1 (en) * | 2010-12-01 | 2012-06-07 | Fisher Jr Joseph | Printed Circuit Board With Integral Radio-Frequency Shields |
US20130167103A1 (en) * | 2011-12-13 | 2013-06-27 | Qualcomm Incorporated | System and Method For Use Case-Based Thermal Analysis of Heuristically Determined Component Combinations and Layouts In A Portable Computing Device |
US9158880B2 (en) * | 2012-10-12 | 2015-10-13 | Mediatek Inc. | Layout method for printed circuit board |
US9326710B1 (en) * | 2012-09-20 | 2016-05-03 | Verily Life Sciences Llc | Contact lenses having sensors with adjustable sensitivity |
Family Cites Families (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3219500B2 (en) * | 1991-12-27 | 2001-10-15 | 株式会社東芝 | Automatic wiring method |
JPH07262241A (en) * | 1994-03-18 | 1995-10-13 | Fujitsu Ltd | Printed board mounting design system and its method |
US5502644A (en) * | 1994-04-07 | 1996-03-26 | At&T Corp. | Process and apparatus for auditing crosstalk and characteristic impedances of printed wiring boards |
JP3459481B2 (en) * | 1994-11-17 | 2003-10-20 | 富士通株式会社 | Path analysis display device for logic circuit design |
US5737236A (en) * | 1996-02-08 | 1998-04-07 | Motorola, Inc. | Apparatus and method for the automatic determination of a standard library height within an integrated circuit design |
US6000829A (en) * | 1996-09-11 | 1999-12-14 | Matsushita Electric Industrial Co., Ltd. | Semiconductor integrated circuit capable of compensating for flucuations in power supply voltage level and method of manufacturing the same |
US7051309B1 (en) * | 1999-02-16 | 2006-05-23 | Crosetto Dario B | Implementation of fast data processing with mixed-signal and purely digital 3D-flow processing boars |
US6851094B1 (en) * | 2000-02-28 | 2005-02-01 | Cadence Design Systems, Inc. | Automated method and system for selecting and procuring electronic components used in circuit and chip designs |
US6536028B1 (en) * | 2000-03-14 | 2003-03-18 | Ammocore Technologies, Inc. | Standard block architecture for integrated circuit design |
US20020091836A1 (en) * | 2000-06-24 | 2002-07-11 | Moetteli John Brent | Browsing method for focusing research |
US20030105620A1 (en) * | 2001-01-29 | 2003-06-05 | Matt Bowen | System, method and article of manufacture for interface constructs in a programming language capable of programming hardware architetures |
US20030066057A1 (en) * | 2001-02-23 | 2003-04-03 | Rudusky Daryl | System, method and article of manufacture for collaborative hardware design |
JP2002368088A (en) * | 2001-06-05 | 2002-12-20 | Fujitsu Ltd | Lsi design method having dummy pattern generating step and lcr extracting step, and computer program for implementing the method |
US6781363B2 (en) * | 2001-06-21 | 2004-08-24 | Han-Ping Chen | Memory sorting method and apparatus |
US6729019B2 (en) * | 2001-07-11 | 2004-05-04 | Formfactor, Inc. | Method of manufacturing a probe card |
US6529033B1 (en) * | 2001-11-16 | 2003-03-04 | Infineon Technologies North America Corp. | Area efficient clock inverting circuit for design for testability |
CA2476871A1 (en) * | 2002-02-22 | 2003-09-04 | Flextronics International Usa, Inc. | Electronic component design, procurement and manufacturing collaboration |
JP3860812B2 (en) * | 2002-04-17 | 2006-12-20 | 富士通株式会社 | Concurrent development support program, development support method, and development support apparatus for ASIC and programmable logic device |
US6542393B1 (en) * | 2002-04-24 | 2003-04-01 | Ma Laboratories, Inc. | Dual-bank memory module with stacked DRAM chips having a concave-shaped re-route PCB in-between |
JP3898976B2 (en) * | 2002-05-13 | 2007-03-28 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Printed circuit board selection device and selection method |
US7702636B1 (en) * | 2002-07-31 | 2010-04-20 | Cadence Design Systems, Inc. | Federated system and methods and mechanisms of implementing and using such a system |
WO2004015597A1 (en) * | 2002-08-08 | 2004-02-19 | Fry's Metals, Inc. D/B/A Alpha Metals, Inc. | System and method for modifying electronic design data |
US20040054716A1 (en) * | 2002-09-17 | 2004-03-18 | Sun Microsystems, Inc. | Method, computer product and computer system to manage software-tool access over a network |
CN1288542C (en) * | 2003-02-20 | 2006-12-06 | 三星电子株式会社 | Image forming apparatus which facilitates redesign and component arrrangement method thereof |
CN1485923A (en) * | 2003-08-14 | 2004-03-31 | 威盛电子股份有限公司 | Dynamic RAM module possessing switchover circuit |
JP2006156929A (en) * | 2004-04-19 | 2006-06-15 | Fujitsu Ltd | Semiconductor integrated circuit and designing method therefor |
US7231618B2 (en) * | 2004-04-22 | 2007-06-12 | Optimal Corporation | Fringe RLGC model for interconnect parasitic extraction |
US7102380B2 (en) * | 2004-07-07 | 2006-09-05 | Kao Richard F C | High speed integrated circuit |
US20060101368A1 (en) * | 2004-09-08 | 2006-05-11 | Mentor Graphics Corporation | Distributed electronic design automation environment |
US7546571B2 (en) * | 2004-09-08 | 2009-06-09 | Mentor Graphics Corporation | Distributed electronic design automation environment |
JP2006285727A (en) * | 2005-04-01 | 2006-10-19 | Sharp Corp | Cache memory device |
US7788625B1 (en) * | 2005-04-14 | 2010-08-31 | Xilinx, Inc. | Method and apparatus for precharacterizing systems for use in system level design of integrated circuits |
US20060259891A1 (en) * | 2005-05-10 | 2006-11-16 | Wei-Fan Ting | System and method of generating an auto-wiring script |
US7343577B2 (en) * | 2005-09-13 | 2008-03-11 | Alcatel | Area array routing masks for improved escape of devices on PCB |
TW200721924A (en) * | 2005-11-23 | 2007-06-01 | Inventec Corp | Arc-like winding system and method |
US7958467B2 (en) * | 2006-06-20 | 2011-06-07 | Adtran, Inc. | Deterministic system and method for generating wiring layouts for integrated circuits |
KR100735838B1 (en) * | 2006-07-31 | 2007-07-04 | 삼성전자주식회사 | Method for forming integrated circuit module and integrated circuit module therefore |
US7480884B1 (en) * | 2006-08-08 | 2009-01-20 | Xilinx, Inc. | Assignment of select I/O objects to banks with mixed capacities using integer linear programming |
US8095908B2 (en) * | 2006-11-17 | 2012-01-10 | Cooper Technologies Company | Methods, systems and user interface for evaluating product designs in light of promulgated standards |
JP2010518620A (en) * | 2007-02-12 | 2010-05-27 | アギア システムズ インコーポレーテッド | Quad flat no lead (QFN) integrated circuit (IC) package with improved paddle and method for designing the package |
JP5137179B2 (en) * | 2007-03-30 | 2013-02-06 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US20080288908A1 (en) * | 2007-05-15 | 2008-11-20 | Mirror Semiconductor, Inc. | Simultaneous design of integrated circuit and printed circuit board |
US8825700B2 (en) * | 2008-05-26 | 2014-09-02 | Microsoft Corporation | Paging hierarchical data |
JP2010061547A (en) * | 2008-09-05 | 2010-03-18 | Nec Electronics Corp | Semiconductor device design support apparatus and substrate netlist generation method |
CN101859331B (en) * | 2009-04-07 | 2013-07-31 | 鸿富锦精密工业(深圳)有限公司 | Wiring design system and method |
JP2011034321A (en) * | 2009-07-31 | 2011-02-17 | Toshiba Corp | Device and method for analyzing printed wiring board |
CN201518112U (en) * | 2009-08-25 | 2010-06-30 | 重庆大唐新数码股份有限公司 | Major-minor interface type mainboard |
US8676559B2 (en) * | 2009-09-24 | 2014-03-18 | International Business Machines Corporation | System and method for providing efficient schematic review |
US8161451B2 (en) * | 2009-11-12 | 2012-04-17 | Echostar Technologies L.L.C. | PWB voltage and/or current calculation and verification |
US8972751B2 (en) * | 2010-06-28 | 2015-03-03 | National Semiconductor Corporation | Field-programmable gate array power supply system designer |
US8234615B2 (en) * | 2010-08-04 | 2012-07-31 | International Business Machines Corporation | Constraint programming based method for bus-aware macro-block pin placement in a hierarchical integrated circuit layout |
US8656329B1 (en) * | 2010-12-27 | 2014-02-18 | Cadence Design Systems, Inc. | System and method for implementing power integrity topology adapted for parametrically integrated environment |
US8261226B1 (en) * | 2011-07-20 | 2012-09-04 | International Business Machines Corporation | Network flow based module bottom surface metal pin assignment |
WO2013029041A2 (en) * | 2011-08-25 | 2013-02-28 | Amphenol Corporation | High performance printed circuit board |
JP5911594B2 (en) * | 2011-11-25 | 2016-04-27 | グーグル インコーポレイテッド | Providing translation support for application localization |
US9002693B2 (en) * | 2012-01-02 | 2015-04-07 | International Business Machines Corporation | Wire like link for cycle reproducible and cycle accurate hardware accelerator |
CN102622330B (en) * | 2012-02-24 | 2014-11-05 | 北京海尔集成电路设计有限公司 | Control chip compatible with different dynamic random access memories (DRAMs) and method thereof |
US9361464B2 (en) * | 2012-04-24 | 2016-06-07 | Jianqing Wu | Versatile log system |
US10585969B2 (en) * | 2012-07-07 | 2020-03-10 | Jianqing Wu | System and method for extending database functions by a web application and computer readable media |
US8930308B1 (en) * | 2012-08-20 | 2015-01-06 | 3Play Media, Inc. | Methods and systems of associating metadata with media |
US8719757B2 (en) * | 2012-09-04 | 2014-05-06 | Globalfoundries Inc. | Method to enhance double patterning routing efficiency |
US8799756B2 (en) * | 2012-09-28 | 2014-08-05 | Interactive Memories, Inc. | Systems and methods for generating autoflow of content based on image and user analysis as well as use case data for a media-based printable product |
US20140096018A1 (en) * | 2012-09-28 | 2014-04-03 | Interactive Memories, Inc. | Methods for Recognizing Digital Images of Persons known to a Customer Creating an Image-Based Project through an Electronic Interface |
-
2012
- 2012-10-12 WO PCT/CN2012/082884 patent/WO2014056201A1/en active Application Filing
-
2013
- 2013-10-01 US US14/043,197 patent/US9158880B2/en not_active Expired - Fee Related
- 2013-10-12 CN CN201610614786.5A patent/CN106227966A/en active Pending
- 2013-10-12 CN CN201310475872.9A patent/CN103729493B/en not_active Expired - Fee Related
-
2015
- 2015-09-02 US US14/843,113 patent/US9846756B2/en active Active
- 2015-09-02 US US14/843,094 patent/US20150379184A1/en not_active Abandoned
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030141585A1 (en) * | 2002-01-28 | 2003-07-31 | Nai-Shung Chang | Layout structure and method for supporting two different package techniques of CPU |
US20060093129A1 (en) * | 2004-09-20 | 2006-05-04 | Infineon Technologies Ag | Embedded switchable power ring |
US20090019403A1 (en) * | 2005-04-15 | 2009-01-15 | Matsushita Electric Industrial Co., Ltd. | Circuit wiring interference analysis device, interference analysis program, database used in interference analysis device, and asymmetrically connected line model |
US20080111535A1 (en) * | 2006-11-14 | 2008-05-15 | Delta Electronics, Inc. | Separate type converter having relatively better effectiveness |
US20120140423A1 (en) * | 2010-12-01 | 2012-06-07 | Fisher Jr Joseph | Printed Circuit Board With Integral Radio-Frequency Shields |
US20130167103A1 (en) * | 2011-12-13 | 2013-06-27 | Qualcomm Incorporated | System and Method For Use Case-Based Thermal Analysis of Heuristically Determined Component Combinations and Layouts In A Portable Computing Device |
US9326710B1 (en) * | 2012-09-20 | 2016-05-03 | Verily Life Sciences Llc | Contact lenses having sensors with adjustable sensitivity |
US9158880B2 (en) * | 2012-10-12 | 2015-10-13 | Mediatek Inc. | Layout method for printed circuit board |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3196772A3 (en) * | 2016-01-19 | 2017-11-22 | MediaTek Inc. | Hybrid system integrating package-on-package soc and embedded multi-chip package on one main circuit board |
US10936781B1 (en) * | 2019-11-05 | 2021-03-02 | Hongfujin Precision Electronics(Tianjin)Co., Ltd. | Method for setting parameters in design of printed circuit board, device employing method, and non-transitory storage medium |
Also Published As
Publication number | Publication date |
---|---|
WO2014056201A1 (en) | 2014-04-17 |
US9846756B2 (en) | 2017-12-19 |
CN103729493A (en) | 2014-04-16 |
CN103729493B (en) | 2016-08-31 |
US20140109035A1 (en) | 2014-04-17 |
US9158880B2 (en) | 2015-10-13 |
US20150379180A1 (en) | 2015-12-31 |
CN106227966A (en) | 2016-12-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9846756B2 (en) | Layout method for printed circuit board | |
US7089412B2 (en) | Adaptive memory module | |
US8028404B2 (en) | Multi-function module | |
JP5970078B2 (en) | Stacked memory that enables device interconnect changes | |
US8743552B2 (en) | Expansion apparatus for serial advanced technology attachment dual in-line memory module and motherboard for supporting the expansion apparatus | |
US8611097B2 (en) | Serial advanced technology attachment dual in-line memory module assembly | |
US8514604B2 (en) | Monitoring system for monitoring serial advanced technology attachment dual in-line memory module | |
US9703745B2 (en) | Storage device and motherboard able to support the storage device | |
KR20100052394A (en) | Stacked memory array | |
CN105900039A (en) | Apparatus, system and method to provide platform support for multiple memory technologies | |
CN104820474A (en) | Cloud server mainboard, cloud server and realization method thereof | |
CN103019998A (en) | Upgradeable solid hard disk capacity expanding device | |
JP2006269054A (en) | Memory module and method | |
CN113704161B (en) | Data storage method and system based on Loongson processor and storage mainboard | |
CN113704160B (en) | Data storage method and system based on Feiteng processor and storage mainboard | |
TW201423760A (en) | Solid state drive and motherboard for supporting the solid state drive | |
US20130170128A1 (en) | Motherboard | |
EP4035206A1 (en) | Electrostatic discharge protection for stacked-die system | |
US10660206B2 (en) | Information handling system interposer enabling specialty processor integrated circuit in standard sockets | |
JP2009505435A (en) | Package with microprocessor and level 4 cache | |
US20170124246A1 (en) | System and method for designing a printed circuit board | |
CN115083453A (en) | Storage device with separate power supply capabilities | |
CN104238679A (en) | Memory expansion card | |
CN216491273U (en) | Core plate based on T507 | |
Droz | Physical design and implementation of BEE2: A high end reconfigurable computer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MEDIATEK INC, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PAN, FU-KANG;CHEN, NAN-CHENG;LIN, SHIH-CHIEH;AND OTHERS;SIGNING DATES FROM 20131217 TO 20150807;REEL/FRAME:036527/0232 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |