US20140367786A1 - Flexible, stretchable electronic devices - Google Patents
Flexible, stretchable electronic devices Download PDFInfo
- Publication number
- US20140367786A1 US20140367786A1 US13/917,302 US201313917302A US2014367786A1 US 20140367786 A1 US20140367786 A1 US 20140367786A1 US 201313917302 A US201313917302 A US 201313917302A US 2014367786 A1 US2014367786 A1 US 2014367786A1
- Authority
- US
- United States
- Prior art keywords
- layer
- substrate
- circuitry
- separator
- electrical connector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76259—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along a porous layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5381—Crossover interconnections, e.g. bridge stepovers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5386—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5387—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823871—Complementary field-effect transistors, e.g. CMOS interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Geometry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- The field of the present disclosure relates to the physical and electrical sciences, and more particularly to electronic devices including chip connections that facilitate compliance of the electronic elements thereof to surface morphology and methods of manufacture thereof.
- Flexible electronic systems including flexible integrated circuit devices are useful for applications wherein such systems must conform to non-planar surfaces. Conventional electronic components such as complementary metal oxide semiconductor (CMOS) circuits are typically fabricated on rigid substrates. Various schemes have been employed for rendering rigid/stiff materials flexible by thinning/removing the substrate, leaving a relatively thin structure. Such schemes employ, for example, chemical and mechanical polishing and etching, layer lift-off, controlled spalling, and other methods. Despite the flexibility of the structures obtained through such schemes, which is due to the relatively small total thicknesses thereof, the structures are not stretchable, having limited mechanical properties, i.e. fracture toughness, of the overall structure in the other two dimensions. A fabrication method for creating stretchable electronic structures has been proposed that includes making small, thin electronic components using lift-off techniques, transferring small electronic chips to a compliant substrate, and subsequently wiring the chips to one another using serpentine metal wires with low Young's modulus. The relatively small chip sizes make the wiring task in sophisticated systems complicated and challenging due to the large number of required electrical connections.
- Aspects of the present disclosure relate to flexible electronic structures and methods for fabricating such structures.
- A first exemplary method includes forming an electronic circuitry layer having first and second circuitry regions on a semiconductor substrate and forming a separator layer separating the first and second circuitry regions of the circuitry layer on the substrate. The method further includes forming a layer comprising electrically insulating material on the circuitry layer, forming an electrical connector layer between the first and second circuitry regions and extending across the separator layer, and removing the separator layer to form a space beneath the electrical connector layer, the space further separating the first and second circuitry regions of the circuitry layer.
- A second exemplary method includes obtaining a structure including i) a semiconductor substrate, ii) a circuitry layer comprising first and second circuitry regions deposited on the substrate, the circuitry layer comprising CMOS devices, iii) a separator layer on the substrate that separates the first and second circuitry regions of the circuitry layer, iv) a layer comprising electrically insulating material on the circuitry layer, and v) an electrical connector layer between the first and second circuitry regions and extending across the sacrificial separator layer. The exemplary method further includes thinning the substrate, removing the sacrificial separator layer to form a space above the substrate and beneath the electrical connector layer, and affixing the substrate to a flexible layer.
- An exemplary structure includes a semiconductor substrate including an electrically insulating layer, a circuitry layer including first and second CMOS circuitry regions formed on the substrate and adjoining the electrically insulating layer, and a first layer comprising electrically insulating material on the circuitry layer. A separator layer is on the substrate and within the first layer. The separator layer electrically isolates the first and second CMOS circuitry regions. An electrical connector layer electrically connects the first and second circuitry regions. The electrical connector layer is formed within the first layer and extends across the separator layer.
- As used herein, “facilitating” an action includes performing the action, making the action easier, helping to carry the action out, or causing the action to be performed. Thus, by way of example and not limitation, instructions executing on one processor might facilitate an action carried out by instructions executing on a remote processor, by sending appropriate data or commands to cause or aid the action to be performed. For the avoidance of doubt, where an actor facilitates an action by other than performing the action, the action is nevertheless performed by some entity or combination of entities.
- Substantial beneficial technical effects are provided by the exemplary structures and methods disclosed herein. For example, one or more embodiments may provide one or more of the following advantages:
-
- Enables flexible, stretchable electronic structures;
- Electrical connections formed by deposition and patterning as opposed to bonding or soldering;
- Facilitates providing multiple levels of intra-chip electrical connections;
- Monolithic integration of the intrachip connectors facilitates the integration process.
- These and other features and advantages of the present disclosure will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
-
FIG. 1 is a schematic illustration of an exemplary semiconductor on insulator substrate that may be employed during fabrication of the structures disclosed herein; -
FIG. 2A is a schematic illustration of a structure fabricated in accordance with a first illustrative embodiment; -
FIG. 2B is a schematic illustration of a structure fabricated in accordance with a second illustrative embodiment; -
FIG. 3A is schematic illustration of a structure fabricated in accordance with a third illustrative embodiment; -
FIG. 3B is a top plan view of a portion of the structure shown inFIG. 3A ; -
FIG. 4 is a schematic illustration of a fabrication step including separating the structure shown inFIG. 2B from the handle portion of the substrate; -
FIG. 5A is a schematic illustration of a fabrication step showing removal of a residual handle layer from the structure shown inFIG. 4 ; -
FIG. 5B is a schematic illustration of a fabrication step showing selective removal of the sacrificial separator layer and residual handle layer from the structure shown inFIG. 4 ; -
FIG. 5C is a schematic illustration of a fabrication step showing selective removal of the sacrificial separator layer and residual handle layer from the structure shown inFIG. 4 in accordance with an alternative embodiment wherein a low-k dielectric layer encases the electrical wires connecting at least two circuits; -
FIG. 6A is a schematic illustration showing transfer of an exemplary structure to a flexible substrate and selective removal of the sacrificial separator layer; -
FIG. 6B is a schematic illustration showing transfer of a second exemplary structure to a flexible substrate, and -
FIG. 6C is a schematic illustration showing transfer of a third exemplary structure to a flexible substrate. - Fabrication methods are disclosed that facilitate the production of electronic structures that are both flexible and stretchable. The flexibility of an electronic structure, such as an integrated circuit, allows it to bend to conform to non-planar (e.g. curved) surfaces without suffering functional damage due to excessive strain. An electronic structure that is also stretchable exhibits tensile strength and can be stretched or squeezed within acceptable limits without failing or breaking The methods disclosed herein further facilitate the production of flexible, stretchable electronic structures having multiple levels of intra-chip connectors. Such connectors are formed through deposition and photolithographic patterning (back end of the line processing) in one or more exemplary embodiments and released following transfer of the electronic structure to a flexible substrate.
- The fabrication methods and electronic structures disclosed herein are amenable to various CMOS manufacturing techniques familiar to those of skill in the art. It will be appreciated, however, that techniques that vary in some respects from those disclosed herein may be employed for forming other types of electronic devices that benefit from being flexible and stretchable. Referring to
FIG. 1 , a semiconductor oninsulator substrate 20 is obtained. The exemplary substrate includes asilicon handle layer 22, aninsulating layer 24 and asemiconductor layer 26 such as crystalline silicon. The insulatinglayer 24 in one exemplary embodiment is a buried oxide layer such as silicon dioxide. The thickness of thesemiconductor layer 26 is between 3 nm-30 μm in exemplary embodiments, but thicker or thinner layers may be usable in some applications. Relatively thin semiconductor layers facilitate the production of mechanically flexible structures as discussed further below. Theinsulator layer 24 in an exemplary embodiment is between 10-500 nm, but may be thicker or thinner for some applications. Other semiconductor substrates such as bulk silicon substrates (not shown) may alternatively be employed in the fabrication of electronic structures as disclosed herein. - In one exemplary embodiment, the
substrate 20 is employed in the fabrication of an electronic structure as shown inFIG. 2A . Anetch stop layer 32 is formed in the handle layer. Ion implantation is employed to form a heavily doped p+ layer in some embodiments, which functions as theetch stop layer 32 and further the etch mask protecting the BOX layer during the removal of the sacrificial separator. The layer is formed as “pockets” in regions beneath the areas that comprise the circuits (chips). In some embodiments, heavily doped n+ pockets are formed in thehandle layer 22 rather than p+ pockets using any suitable technique (e.g. ion implantation). Exemplary n-type dopants include arsenic and phosphorus. - An exemplary CMOS process sequence for fabricating a field effect transistor includes: 1) device isolation (silicon removal to form silicon “islands” defining the device active region and filling trenches formed with dielectric material such as silicon dioxide); 2) gate stack and spacer formation; 3) source/drain formation; 4) silicide formation to form contacts to various device electrodes, and 5) middle and back end of the line metallization steps. Referring again to
FIG. 2A , acircuitry layer 34 is formed on the crystalline surface layer of thesubstrate 20. The circuitry layer may include any appropriate number, type and configuration of CMOS devices. Exemplary CMOS devices include field effect transistors, bipolar junction transistors, and non-volatile memory cells, resistors, diodes. Chemical vapor deposition (CVD) is among the known techniques for depositing materials on crystalline silicon during CMOS device fabrication. Thecircuitry layer 34 shown and described hereafter should be considered exemplary as opposed to limiting. Thesemiconductor layer 26 between adjoining chips is removed. Acontact layer 36 is formed on thecircuitry layer 34 for providing electrical connections between the CMOS devices and other elements. Deposition and patterning techniques familiar to those of skill in the art are employed in one or more exemplary embodiments for forming the contact layer. Copper and aluminum are among the electrically conductive materials that can be employed in forming thecontact layer 36. Fabrication of the connectors is accordance with one or more embodiments is conducted during the fifth step of the illustrative sequence. - A
separator layer 40 is formed directly on the substrate. While shown on the insulatinglayer 24 of the substrate, the separator layer can extend beyond the insulating layer and inside thesilicon handle layer 22. Alayer 38 of electrically insulating material is formed on the substrate over thecircuitry layer 34 andcontact layer 36. Thelayer 38 may be comprised of silicon dioxide, silicon nitride or other suitable materials. In some embodiments, the insulating (BOX)layer 24 andlayer 38 are comprised of materials that can be selectively etched with respect to one another. In other embodiments, they are both comprised of the same material, silicon dioxide being one exemplary material. The spacing between chips, which corresponds to the width (Lspace) of theseparator layer 40, may be based at least in part on the extent to which the structure obtained by the fabrication process is intended to stretch or contract. While shown as distinct elements for purpose of explanation, thelayer 38 of insulating material and theseparator layer 40 may, at least in part, be comprised of the same material(s) and formed simultaneously. They may alternatively be formed from different materials to facilitate selective etching. As discussed below, theseparator layer 40 is selectively etched with respect to thelayer 38 and is accordingly shown as a separate element. In some embodiments, the separator layer includes layers that are not present within thelayer 38 of insulating material. Thelayer 38 of insulating material and theseparator layer 40 are formed such that the separator layer is positioned within thelayer 38 of insulating material and between thecircuitry regions - Metallization is a further step in back end of the line processing, as known to those of skill in the art. The metallization step(s) primarily involve deposition, patterning and etching. In an exemplary embodiment, the
layer 38 of insulating material is deposited on the substrate, the layer is patterned using a via mask, and vias are formed in the layer using an appropriate etching process such as plasma etching. A layer of metal such as copper or aluminum is deposited over the entire substrate. Using photolithographic techniques, the metal layer is selectively etched. In some embodiments, the metal layers can be formed using electrochemical processes such as electroplating. Afirst metal layer 42A is accordingly formed in the chip regions, as shown in the exemplary embodiment ofFIG. 2A . Additional metal layers can be formed as required using the same techniques. In the exemplary embodiment ofFIG. 2A , asecond metal layer 42B is formed with associated vias using appropriate deposition and photolithographic patterning techniques. The second metal layer portions associated with each integrated circuit are electrically connected by an electrical connectionlayer comprising wires 44 that are also formed during back of the line processing. Thewires 44 are also formed in the separator layer using deposition, patterning and etching procedures and are electrically connected with thesecond metal layer 42B in this exemplary embodiment. It will be appreciated that wires could additionally be formed within theseparator layer 40 to connect thefirst metal layer 42A of each chip region, providing multiple intra-chip connection levels. The electrical connections formed by thewires 44 are solderless. - The separator layer is comprised entirely of sacrificial, selectively etchable material(s) in some embodiments and comprises a multi-layer stack of different materials in other embodiments. For example, one or more layers of the separator layer may comprise a low-k dielectric material having a relatively low modulus of elasticity (Young's modulus). Other layer(s) of the separator layer that are intended to be sacrificial may comprise a material having a relatively high Young's modulus such as silicon dioxide (SiO2). The low-k dielectric material is formed on a sacrificial layer in the region containing the
wires 44. In such embodiments, the layer(s) of low-k dielectric material is deposited, patterned and etched to form vias. Prior to filling the vias with an electrically conductive material such as copper, a high-k dielectric material is deposited such that the side walls of the vias are coated with the high-k dielectric material. The high-k dielectric material will accordingly coat the metal wires formed during the subsequent metallization process. Hafnium oxide is an exemplary high-k dielectric material suitable for this process. -
FIG. 2B shows an alternative embodiment having afirst metal layer 42A formed within thelayer 38 of electrically insulating material and asecond metal layer 42C formed on the structure. Thesecond metal layer 42C and associated vias are formed using deposition and patterning techniques as discussed above on both thelayer 38 of insulating material and theseparator layer 40. The portions of thesecond metal layer 42C formed on theseparator layer 40 comprise parts of the connectingwires 144 between the chip regions. In this exemplary embodiment, thewires 144 are formed on and within theseparator layer 40 to resemble a square wave. The wave-like configuration facilitates stretching and bending of the resulting structure as discussed further below. - A further alternative embodiment of a structure formed in the manner described above is illustrated in
FIGS. 3A and 3B . The structure is similar to those shown inFIGS. 2A and 2B and includes the same reference numerals where applicable. In this embodiment, asecond metal layer 42D is formed on the structure. The connectingwire 244 between the chip regions is entirely in a plane that is parallel to the circuitry layer. In other words, no part of the connecting wire extends normal to the circuitry layer as in the structures shown inFIGS. 2A and 2B . The top plan view of a portion of this structure shows a possible configuration of the connecting wire formed on theseparator layer 40. The connecting wires of the disclosed structures are configured to allow relative movement between circuitry regions without fracturing. - The thickness of the relatively
rigid handle layer 22 is reduced once a structure such as shown inFIGS. 2A , 2B or 3 is obtained. Various techniques may be employed to perform this step. Referring toFIG. 4 , astressor layer 50 is adhered to the top surface of the structure ofFIG. 2B . The stressor layer may be comprised of a metal such as nickel or multiple layers. Aflexible handle layer 52 is operatively associated with thestressor layer 50. The flexible handle layer may be comprised of organic polymeric materials such as polyimide and polyethylene terephthalate (PET). The stressor and handle layers are employed for causing afracture 54 in therigid handle layer 22 via the controlled spalling. The resulting structure includes aresidual silicon layer 56. The handle portion of the initial substrate, once separated from the structure, can be reused. US 2010/0311250, which is incorporated by reference herein, discloses further exemplary materials and provides additional information relating to controlled spalling. Controlled spalling techniques could be employed with respect to structures as shown inFIGS. 2A and 3 . Other techniques familiar to those of skill in the art could be employed for thinning the substrate and enhancing flexibility. In some embodiments, chemical/mechanical polishing and/or etching and/or grinding can be used to remove all or part of therigid handle layer 22. In other exemplary embodiments, a layer lift-off process is used to separate the chips from the handle layer. Such a process involves providing an embedded, sacrificial layer (not shown) that is selectively etched. - Removal of the
residual layer 56, for example by etching, without removing theseparator layer 40 from the structure shown inFIG. 4 layer provides a structure as shown inFIG. 5A . In the exemplary embodiment ofFIG. 5B , theseparator layer 40 is entirely sacrificial and completely removed following the removal of theresidual layer 56 from the structure. Aspace 60 is formed that separates afirst region 34A of thecircuitry layer 34 from asecond region 34B thereof. Thewires 144 extend through the space and electrically connect the first and second regions of thecircuitry layer 34. An etching process is employed to remove the sacrificial separator layer. The p+ and/or n+ pockets formed in the handle layer function as an etch mask for the selective removal of the sacrificial separator layer with respect to the insulating (BOX) layer. The portion of the insulatinglayer 24 beneath theseparator layer 40 is also removed in the etching process as it does not adjoin an etch stop layer. Reactive ion etching (RIE) and/or wet chemical etching are among the techniques that may be employed. Etching is conducted from the bottom of the structure in the exemplary embodiment ofFIG. 5C . The etchants are chosen based on the material(s) employed for forming the insulatinglayers separator layer 40 in order to minimize over-etch of thelayers separator layer 40. For example, in embodiments where the insulating layer and the separator layer are both silicon dioxide, hydrogen fluoride (HF) may be effectively employed. A combination of dry and wet etches may be used to minimize the over-etch of the insulatinglayers layer 38 of insulating material should not be materially affected by the process of removing the separator layer to form thespace 60. - Layers of different materials are deposited on the insulating
layer 24 in some embodiments for forming theseparator layer 40. In one exemplary embodiment, sacrificial material such as silicon dioxide is initially deposited on the insulatinglayer 24. Silicon dioxide has a large Young's modulus. A material having a relatively low modulus of elasticity (Young's modulus), substantially lower than that of silicon dioxide, is deposited on the sacrificial portion of the separator layer. This allows the wires (e.g. wires 44, 144) to be formed on and/or within alayer 62 of low-k dielectric material. Examples of low-k dielectrics include spin-on organic low-k polymers such as polyimide, polynorborenes, benzocyclobuten, and PTFE. Removal of theresidual layer 56 and theseparator layer 40 from such a structure provides a structure as shown inFIG. 5C wherein the wires are substantially encased by thelayer 62 and thereby protected. As the material comprising thelayer 62 has a low modulus of elasticity, it can be stretched to an acceptable extent without fracturing, while electrically isolating the wires from the adjacent ones. As discussed above, the wire configurations also facilitate stretching without fracture and resulting loss of electrical conductivity. - Referring to
FIG. 6A , a structure as described above with respect toFIG. 2B is transferred to aflexible substrate 64 in accordance with one or more embodiments of the fabrication process. Theflexible substrate 64 includes an adhesive coating (not shown) that will provide adhesion to the structure. Such transfer is effected following removal of thehandle layer 22 andresidual layer 56 beneath the insulatinglayer 24. As discussed above, layer transfer is a technique that can be employed in the fabrication of thestructure 70 shown inFIG. 6A . Once transferred to theflexible substrate 64, selective removal of the sacrificial separator layer frees thewires 144 connecting the first andsecond circuitry regions layer 24 is conducted in this exemplary embodiment. TheBOX layer 24 may be fully or partially etched during the removal of the sacrificial layer. In this exemplary embodiment, the structure is transferred to theflexible substrate 64 having a relatively low Young's modulus prior to removal of the separator layer. Theflexible substrate 64 comprises an elastomeric sheet having a low modulus of elasticity, for example about sixty kilopascals to a few megapascals in some embodiments. Exemplary materials include polydimethylsiloxane (PDMS) and polyvinyl alcohol (PVA). Young's modulus for PDMS has been found to be in the range of 360-870 KPa. In one or more embodiments, the thickness of the flexible substrate is between twenty and two hundred microns. - In an alternative embodiment as shown in
FIG. 6B , a structure is transferred to a flexible substrate followed by the removal of any backing layer (not shown) that may be employed in a lift-off process or astressor layer 50 if a controlled spalling process has been previously performed. In this embodiment, theseparator layer 40, which is entirely sacrificial, is removed prior to transferring the structure to theflexible substrate 64. In one exemplary embodiment, a structure as shown inFIG. 5B is first obtained. This structure is then transferred to theflexible substrate 64 and thestressor layer 50 is removed to obtain thestructure 75 shown inFIG. 6B . If the stressor layer is metal, an insulating layer is deposited to separate the metal stressor layer from the contacts. The stressor layer may be removed via chemical etch. Theetch stop regions 32 shown inFIG. 6B could alternatively comprise aresidual silicon layer 56. The etch stop regions are optional in some embodiments. - In another exemplary embodiment, a structure as shown in
FIG. 5C is obtained. The structure is transferred to aflexible substrate 64 followed by removal of thestressor layer 50 and flexible handle layer to provide thestructure 80 shown inFIG. 6C . - Given the discussion thus far, an exemplary structure has a semiconductor substrate including an electrically insulating
layer 24 and a circuitry layer comprising first and secondCMOS circuitry regions first layer 38 comprising electrically insulating material adjoins the circuitry layer. Aseparator layer 40 within the first layer electrically isolates the first and second CMOS circuitry regions. An electrical connector layer electrically connects the first and second circuitry regions. The electrical connector layer is formed within the first layer and extends across the separator layer. A further exemplary structure is obtained by removing the separator layer, leaving the electrical connector layer in place. As shown, for example, inFIGS. 6A-C , thecircuitry regions serpentine connector wires 144 that allow thestructures wires 144 are formed during back end of the line processing, the difficulties associated with wiring circuitry regions following the CMOS fabrication process using soldering or other techniques is avoided. - A first exemplary method includes forming an
electronic circuitry layer 34 having first andsecond circuitry regions semiconductor substrate 20. Aseparator layer 40 is formed on the substrate that separates the first and second circuitry regions. Alayer 38 comprising electrically insulating material is formed on the circuitry layer. An electrical connector layer, including forexample wires separator layer 40 is removed to form aspace 60 beneath the electrical connector layer. Thespace 60 separates the first and second circuitry regions of thecircuitry layer 34. In some embodiments, the wires are suspended in air following formation of thespace 60. In other embodiments, the wires are embedded in a material having a low Young's modulus. - A second exemplary method includes obtaining a structure including a
semiconductor substrate 20, acircuitry layer 34 comprising first andsecond circuitry regions separator layer 40 on the substrate that separates the first and second circuitry regions of the circuitry layer, a layer comprising electrically insulating material on the circuitry layer, one or more metal layers within the electrically insulating material, and anelectrical connector layer space 60 beneath the electrical connector layer and within the layer comprising electrically insulating material, and affixing the substrate to a flexible layer. In one or more embodiments, the step of removing at least part of theseparator layer 40 is performed subsequent to affixing the substrate to the flexible layer. - The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. Terms such as “top” and “bottom” are used to designate relative positions of elements as opposed to elevation. For example, the “top” surface of a structure can face up, down, or any other direction.
- The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/917,302 US8927338B1 (en) | 2013-06-13 | 2013-06-13 | Flexible, stretchable electronic devices |
US14/556,200 US9064743B2 (en) | 2013-06-13 | 2014-11-30 | Flexible, stretchable electronic devices |
US14/732,689 US9368420B2 (en) | 2013-06-13 | 2015-06-06 | Flexible, stretchable electronic devices |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/917,302 US8927338B1 (en) | 2013-06-13 | 2013-06-13 | Flexible, stretchable electronic devices |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/556,200 Division US9064743B2 (en) | 2013-06-13 | 2014-11-30 | Flexible, stretchable electronic devices |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140367786A1 true US20140367786A1 (en) | 2014-12-18 |
US8927338B1 US8927338B1 (en) | 2015-01-06 |
Family
ID=52018503
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/917,302 Active US8927338B1 (en) | 2013-06-13 | 2013-06-13 | Flexible, stretchable electronic devices |
US14/556,200 Active US9064743B2 (en) | 2013-06-13 | 2014-11-30 | Flexible, stretchable electronic devices |
US14/732,689 Active US9368420B2 (en) | 2013-06-13 | 2015-06-06 | Flexible, stretchable electronic devices |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/556,200 Active US9064743B2 (en) | 2013-06-13 | 2014-11-30 | Flexible, stretchable electronic devices |
US14/732,689 Active US9368420B2 (en) | 2013-06-13 | 2015-06-06 | Flexible, stretchable electronic devices |
Country Status (1)
Country | Link |
---|---|
US (3) | US8927338B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20160041767A (en) * | 2014-10-07 | 2016-04-18 | 에피스타 코포레이션 | Using mems fabrication incorporating into led device mounting and assembly |
JP2018022812A (en) * | 2016-08-05 | 2018-02-08 | 国立研究開発法人産業技術総合研究所 | Electronic device and method for manufacturing the same |
US10134837B1 (en) * | 2017-06-30 | 2018-11-20 | Qualcomm Incorporated | Porous silicon post processing |
CN110112151A (en) * | 2019-05-24 | 2019-08-09 | 广东省半导体产业技术研究院 | A kind of tft array production method and TFT device architecture to be transferred |
US10586810B2 (en) * | 2017-06-13 | 2020-03-10 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | SOI substrate compatible with the RFSOI and FDSOI technologies |
US20220102197A1 (en) * | 2017-07-20 | 2022-03-31 | Quantum Silicon Inc. | Treating a silicon on insulator wafer in preparation for manufacturing an atomistic electronic device interfaced with a cmos electronic device |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8927338B1 (en) | 2013-06-13 | 2015-01-06 | International Business Machines Corporation | Flexible, stretchable electronic devices |
US9822002B1 (en) | 2016-09-12 | 2017-11-21 | International Business Machines Corporation | Flexible electronics for wearable healthcare sensors |
US9670061B1 (en) | 2016-09-12 | 2017-06-06 | International Business Machines Corporation | Flexible electronics for wearable healthcare sensors |
US10601033B2 (en) | 2017-09-29 | 2020-03-24 | International Business Machines Corporation | High-performance rechargeable batteries having a spalled and textured cathode layer |
US10622636B2 (en) | 2017-09-29 | 2020-04-14 | International Business Machines Corporation | High-capacity rechargeable battery stacks containing a spalled cathode material |
WO2020018256A1 (en) * | 2018-07-20 | 2020-01-23 | Shenzhen Royole Technologies Co. Ltd. | Stretchable electronics and monolithic integration method for fabricating the same |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7491892B2 (en) * | 2003-03-28 | 2009-02-17 | Princeton University | Stretchable and elastic interconnects |
US8207473B2 (en) * | 2008-06-24 | 2012-06-26 | Imec | Method for manufacturing a stretchable electronic device |
US8484836B2 (en) * | 2007-09-10 | 2013-07-16 | The Board Of Trustees Of The Leland Stanford Junior University | Flexible network |
US8513532B2 (en) * | 2007-04-18 | 2013-08-20 | Industrial Technology Research Institute | Flexible circuit structure with stretchability and method of manufacturing the same |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6743982B2 (en) | 2000-11-29 | 2004-06-01 | Xerox Corporation | Stretchable interconnects using stress gradient films |
US8217381B2 (en) | 2004-06-04 | 2012-07-10 | The Board Of Trustees Of The University Of Illinois | Controlled buckling structures in semiconductor interconnects and nanomembranes for stretchable electronics |
CN101416302A (en) | 2006-04-07 | 2009-04-22 | 皇家飞利浦电子股份有限公司 | Elastically deformable integrated-circuit device |
FR2917895B1 (en) | 2007-06-21 | 2010-04-09 | Commissariat Energie Atomique | METHOD FOR MANUFACTURING AN ASSEMBLY OF MECHANICALLY CONNECTED CHIPS USING A FLEXIBLE CONNECTION |
CN102113089B (en) | 2008-03-05 | 2014-04-23 | 伊利诺伊大学评议会 | Stretchable and foldable electronic devices |
US8389862B2 (en) | 2008-10-07 | 2013-03-05 | Mc10, Inc. | Extremely stretchable electronics |
WO2010086034A1 (en) | 2009-01-30 | 2010-08-05 | Interuniversitair Microelektronica Centrum Vzw | Stretchable electronic device |
KR101048356B1 (en) | 2009-06-08 | 2011-07-14 | 서울대학교산학협력단 | Metal connection structure of stretchable electronic elements and manufacturing method thereof |
US8802477B2 (en) | 2009-06-09 | 2014-08-12 | International Business Machines Corporation | Heterojunction III-V photovoltaic cell fabrication |
US8349727B2 (en) | 2010-04-08 | 2013-01-08 | Liang Guo | Integrated method for high-density interconnection of electronic components through stretchable interconnects |
US8520399B2 (en) | 2010-10-29 | 2013-08-27 | Palo Alto Research Center Incorporated | Stretchable electronics modules and circuits |
US8927338B1 (en) | 2013-06-13 | 2015-01-06 | International Business Machines Corporation | Flexible, stretchable electronic devices |
-
2013
- 2013-06-13 US US13/917,302 patent/US8927338B1/en active Active
-
2014
- 2014-11-30 US US14/556,200 patent/US9064743B2/en active Active
-
2015
- 2015-06-06 US US14/732,689 patent/US9368420B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7491892B2 (en) * | 2003-03-28 | 2009-02-17 | Princeton University | Stretchable and elastic interconnects |
US8513532B2 (en) * | 2007-04-18 | 2013-08-20 | Industrial Technology Research Institute | Flexible circuit structure with stretchability and method of manufacturing the same |
US8484836B2 (en) * | 2007-09-10 | 2013-07-16 | The Board Of Trustees Of The Leland Stanford Junior University | Flexible network |
US8207473B2 (en) * | 2008-06-24 | 2012-06-26 | Imec | Method for manufacturing a stretchable electronic device |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20160041767A (en) * | 2014-10-07 | 2016-04-18 | 에피스타 코포레이션 | Using mems fabrication incorporating into led device mounting and assembly |
KR102153145B1 (en) | 2014-10-07 | 2020-09-08 | 에피스타 코포레이션 | Using mems fabrication incorporating into led device mounting and assembly |
JP2018022812A (en) * | 2016-08-05 | 2018-02-08 | 国立研究開発法人産業技術総合研究所 | Electronic device and method for manufacturing the same |
US10586810B2 (en) * | 2017-06-13 | 2020-03-10 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | SOI substrate compatible with the RFSOI and FDSOI technologies |
US11171158B2 (en) | 2017-06-13 | 2021-11-09 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | SOI substrate compatible with the RFSOI and FDSOI technologies |
US10134837B1 (en) * | 2017-06-30 | 2018-11-20 | Qualcomm Incorporated | Porous silicon post processing |
US20220102197A1 (en) * | 2017-07-20 | 2022-03-31 | Quantum Silicon Inc. | Treating a silicon on insulator wafer in preparation for manufacturing an atomistic electronic device interfaced with a cmos electronic device |
US11749558B2 (en) * | 2017-07-20 | 2023-09-05 | Quantum Silicon Inc. | Treating a silicon on insulator wafer in preparation for manufacturing an atomistic electronic device interfaced with a CMOS electronic device |
CN110112151A (en) * | 2019-05-24 | 2019-08-09 | 广东省半导体产业技术研究院 | A kind of tft array production method and TFT device architecture to be transferred |
Also Published As
Publication number | Publication date |
---|---|
US9368420B2 (en) | 2016-06-14 |
US8927338B1 (en) | 2015-01-06 |
US20150123204A1 (en) | 2015-05-07 |
US9064743B2 (en) | 2015-06-23 |
US20150270187A1 (en) | 2015-09-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9368420B2 (en) | Flexible, stretchable electronic devices | |
US9245800B2 (en) | Method of manufacturing a semiconductor device | |
US10546926B2 (en) | III-V semiconductor devices with selective oxidation | |
CN107785273B (en) | Semiconductor device and method for manufacturing the same | |
TWI770315B (en) | Method of manufacturing semiconductor device | |
US20170053873A1 (en) | Flexible integrated circuit devices and methods for manufacturing the same | |
US7867841B2 (en) | Methods of forming semiconductor devices with extended active regions | |
CN116193858A (en) | Three-dimensional memory and preparation method thereof | |
CN104347591B (en) | Flexible integration circuit devcie and its component and manufacture method | |
US11978668B2 (en) | Integrated circuit devices including a via and methods of forming the same | |
US8404532B2 (en) | Transferred thin film transistor and method for manufacturing the same | |
KR20030079776A (en) | Semiconductor device and manufacturing method for the same | |
CN108511393A (en) | Manufacture the method and semiconductor devices of semiconductor devices | |
US8022525B2 (en) | Semiconductor device and method of manufacturing semiconductor device | |
US7691695B2 (en) | Semiconductor device having strip-shaped channel and method for manufacturing such a device | |
US7994585B2 (en) | Semiconductor device and method for manufacturing the same | |
US9991230B2 (en) | Integrated circuits and methods for fabricating integrated circuits and electrical interconnects for III-V semiconductor devices | |
KR100840785B1 (en) | Method for forming single crystal silicon pattern in stacked semiconductor device | |
US7307010B2 (en) | Method for processing a thin semiconductor substrate | |
TWI788656B (en) | Method for forming channel structure in 3d memory element | |
KR101215305B1 (en) | method for manufacturing semiconductor device | |
US10793426B2 (en) | Microelectromechanical system structure and method for fabricating the same | |
CN115548117A (en) | Semiconductor structure and manufacturing method thereof | |
US8664114B2 (en) | Image sensor and method for fabricating the same | |
JP2015065281A (en) | Method for manufacturing three-dimensional structure integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BEDELL, STEPHEN W.;HAENSCH, WILFRIED E.;HEKMATSHOARTABARI, BAHMAN;AND OTHERS;SIGNING DATES FROM 20130520 TO 20130611;REEL/FRAME:030611/0088 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |