US20130111240A1 - Method And System For Energy Efficient Communication Among One Or More Interfaces In A Communication Path - Google Patents
Method And System For Energy Efficient Communication Among One Or More Interfaces In A Communication Path Download PDFInfo
- Publication number
- US20130111240A1 US20130111240A1 US13/690,977 US201213690977A US2013111240A1 US 20130111240 A1 US20130111240 A1 US 20130111240A1 US 201213690977 A US201213690977 A US 201213690977A US 2013111240 A1 US2013111240 A1 US 2013111240A1
- Authority
- US
- United States
- Prior art keywords
- physical layer
- interfaces
- phy
- network
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/02—Details
- H04L12/12—Arrangements for remote connection or disconnection of substations or of equipment thereof
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Definitions
- Certain embodiments of the invention relate to networking. More specifically, certain embodiments of the invention relate to a method and system for energy efficient communication among one or more interfaces in a communication path.
- Ethernet networks are becoming an increasingly popular means of exchanging data of various types and sizes for a variety of applications.
- Ethernet networks are increasingly being utilized to carry voice, data, and multimedia traffic.
- More and more devices are being equipped to interface to Ethernet networks.
- Broadband connectivity including internet, cable, phone and VOIP offered by service providers has led to increased traffic and more recently, migration to Ethernet networking.
- Much of the demand for Ethernet connectivity is driven by a shift to electronic lifestyles involving desktop computers, laptop computers, and various handheld devices such as smart phones and PDA's.
- Applications such as search engines, reservation systems and video on demand that may be offered at all hours of a day and seven days a week, have become increasingly popular.
- a system and/or method for energy efficient communication among one or more interfaces in a communication path substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.
- FIG. 1 is a block diagram illustrating an exemplary Ethernet connection between two network devices, in accordance with an embodiment of the invention.
- FIG. 2 is a block diagram illustrating an exemplary Ethernet over twisted pair PHY device architecture comprising a multi-rate capable physical block, in accordance with an embodiment of the invention.
- FIG. 3 is a block diagram illustrating an exemplary PHY device that is enabled to implement energy efficient networking, in accordance with an embodiment of the invention.
- FIG. 4 is a block diagram illustrating an exemplary XGMII extender that is capable of energy efficient modes of operation, in accordance with an embodiment of the invention.
- FIG. 5A is a block diagram illustrating an exemplary backplane PHY that is capable of energy efficient modes of operation, in accordance with an embodiment of the invention.
- FIG. 5B is a block diagram illustrating an exemplary implementation of cascading energy efficient mode over a plurality of interfaces in a communication path, in accordance with an embodiment of the invention.
- FIG. 6 is a block diagram illustrating an exemplary direct attached copper interface that is capable of energy efficient modes of operation, in accordance with an embodiment of the invention.
- FIG. 7 is a flow chart illustrating exemplary steps for implementing an energy efficient network control policy in a plurality of interfaces of a communication path, in accordance with an embodiment of the invention.
- Certain embodiments of the invention can be found in a method and system for energy efficient communication among one or more interfaces in a communication path.
- one or more of a plurality of network devices may be communicatively coupled via one or more serial and/or parallel interfaces.
- One or more circuits within the network devices may be operable to determine a power level mode of operation for the one or more interfaces and/or devices according to an energy efficient network communication control policy.
- the one or more circuits may configure the interfaces for the determined power level mode.
- configuration in various interfaces may occur at one time instant or configuration may be cascaded sequentially through a plurality of interfaces.
- the plurality of network devices may comprise a physical layer device (PHY), a media access controller (MAC) and/or one or more higher OSI layer devices.
- the one or more of the interfaces may comprise a XGMII extender, for example, a XAUI and/or a XFI device.
- the one or more interfaces may comprise a back plane PHY, for example, a 10GBASE-KR, a 10GBASE-KX4 and/or a 1GBASE-KX PHY.
- the backplane PHY may be operable to perform forward error control (FEC).
- the one or more interfaces may comprise a direct attached copper PHY, for example, SFP+ and/or may comprise InfiniBand and/or 10GBASE-CX4.
- the one or more serial interfaces may comprise a pluggable transceiver module comprising a direct attached copper PHY.
- Energy efficient network control data may be communicated to and/or from one or more of the plurality of network devices.
- the one or more plurality of network devices may enter or exit a lower power mode of operation based on the communicated energy efficient network control data.
- the one or more plurality of network devices may buffer packets pending transmission by the interfaces while the interfaces and/or other components transition to the determined power level mode of operation.
- FIG. 1 is a block diagram illustrating an exemplary Ethernet connection between a two network devices, in accordance with an embodiment of the invention.
- a system 100 that comprises a network device 102 and a network device 104 .
- two hosts 106 a and 106 b there is shown two MAC controllers 108 a and 108 b, two PHY devices 110 a and 110 b, two interface controllers 114 a and 114 b, two bus controller interfaces 116 a and 116 b and a link 112
- the network devices 102 and 104 may communicate via the link 112 .
- the Ethernet link 112 is not limited to any specific medium and may utilize any suitable medium.
- Exemplary Ethernet link 112 media may comprise copper, optical and/or backplane technologies.
- a copper medium such as STP, Cat3, Cat 5, Cat 5e, Cat 6, Cat 7 and/or Cat 7a as well as ISO nomenclature variants may be utilized.
- copper media technologies such as SFP+, CX4, InfiniBand, ribbon and backplane may be utilized.
- optical media for the Ethernet link 112 single mode fiber as well as multi-mode fiber may be utilized.
- the link 112 may comprise up to four or more physical channels, each of which may, for example, comprise an unshielded twisted pair (UTP).
- the network device 102 and the network device 104 may communicate via two or more physical channels comprising the link 112 .
- Ethernet over twisted pair standards 10BASE-T and 100BASE-TX may utilize two pairs of UTP while Ethernet over twisted pair standards 1000BASE-T and 10GBASE-T may utilize four pairs of UTP.
- aspects of the invention may enable varying the number of physical channels via which data is communicated.
- the network devices 102 and/or 104 may comprise a twisted pair PHY capable of operating at one or more standard rates such as 10 Mbps, 100 Mbps, 1 Gbps, and 10 Gbps (10BASE-T, 100GBASE-TX, 1GBASE-T, and/or 10GBASE-T); potentially standardized rates such as 40 Gbps and 100 Gbps; and/or non-standard rates such as 2.5 Gbps and 5 Gbps.
- 10 Mbps, 100 Mbps, 1 Gbps, and 10 Gbps 10BASE-T, 100GBASE-TX, 1GBASE-T, and/or 10GBASE-T
- standardized rates such as 40 Gbps and 100 Gbps
- non-standard rates such as 2.5 Gbps and 5 Gbps.
- the network devices 102 and/or 104 may comprise a backplane PHY capable of operating at one or more standard rates such as 10 Gbps (10GBASE-KX4, 10GBASE-KX and/or 10GBASE-KR); and/or non-standard rates such as 2.5 Gbps and 5 Gbps.
- 10 Gbps 10GBASE-KX4, 10GBASE-KX and/or 10GBASE-KR
- non-standard rates such as 2.5 Gbps and 5 Gbps.
- the network devices 102 and/or 104 may comprise an optical PHY capable of operating at one or more standard rates such as 10 Mbps, 100 Mbps, 1 Gbps, and 10 Gbps; potentially standardized rates such as 40 Gbps and 100 Gbps; and/or non-standardized rates such as 2.5 Gbps and 5 Gbps.
- the optical PHY may be a passive optical network (PON) PHY.
- the network devices 102 and/or 104 may support multi-lane topologies such as 40 Gbps CR4, ER4, KR4; 100 Gbps CR10, SR10 and/or 10 Gbps LX4 and CX4.
- serial electrical and copper single channel technologies such as KX, KR, SR, LR, LRM, SX, LX, CX, BX10, LX10 may be supported.
- Non standard speeds and non-standard technologies for example, single channel, two channel or four channels may also be supported. More over, TDM technologies such as PON at various speeds may be supported by the network devices 102 and/or 104 .
- the network device 102 may comprise a host 106 a, a medium access control (MAC) controller 108 a, and a PHY device 104 a.
- the network device 104 may comprise a host 106 b, a MAC controller 108 b, and a PHY device 110 b .
- the invention is not limited in this regard.
- the network device 102 and/or 104 may comprise, for example, computer systems or audio/video (NV) enabled equipment.
- NV equipment may, for example, comprise a microphone, an instrument, a sound board, a sound card, a video camera, a media player, a graphics card, or other audio and/or video device.
- the network devices 102 and 104 may be enabled to utilize Audio/Video Bridging and/or Audio/video bridging extensions (collectively referred to herein as audio video bridging or AVB) for the exchange of multimedia content and associated control and/or auxiliary data.
- Audio/Video Bridging and/or Audio/video bridging extensions collectively referred to herein as audio video bridging or AVB
- the PHY devices 110 a and 110 b may each comprise suitable logic, circuitry, and/or code that may enable communication, for example, transmission and reception of data, between the network device 102 and the network device 104 .
- the PHY device 110 a and/or the PHY device 110 b may support, for example, Ethernet over copper, Ethernet over fiber, and/or backplane Ethernet operations.
- one or both of the PHY devices 110 a and 110 b may comprise pluggable modules.
- Exemplary form factors for the pluggable modules may comprise SFP, SFP+, XENPAK, X2, XFP and XPAK modules.
- the PHY devices 110 a and/or 110 b may support SFP+ direct attach copper.
- the PHY devices 110 a and 110 b may enable multi-rate communications, such as 10 Mbps, 100 Mbps, 1000 Mbps (or 1 Gbps), 2.5 Gbps, 4 Gbps, 10 Gbps, or 40 Gbps, for example.
- the PHY devices 110 a and 110 b may support standard-based data rate limits and/or non-standard data rate limits.
- the PHY devices 110 a and 110 b may support standard Ethernet link lengths or ranges of operation and/or extended ranges of operation.
- the PHY devices 110 a and 110 b may enable communication between the network device 102 and the network device 104 by utilizing a link discovery signaling (LDS) operation that enables detection of active operations in the other network device.
- LDS link discovery signaling
- the LDS operation may be configured to support a standard Ethernet operation and/or an extended range Ethernet operation.
- the PHY devices 110 a and 110 b may also be operable to support autonegotiation, which may for example, be utilized to identify and/or select communication parameters such as speed and duplex mode.
- the PHY devices 110 a and 110 b may comprise suitable logic, circuitry, and/or code that may enable transmission and/or reception at a high(er) data in one direction and transmission and/or reception at a low(er) data rate in the other direction.
- the network device 102 may comprise a multimedia server and the network device 104 may comprise a multimedia client.
- the network device 102 may transmit multimedia data, for example, to the network device 104 at high(er) data rates while the network device 104 may transmit control or auxiliary data associated with the multimedia content at low(er) data rates.
- the data transmitted and/or received by the PHY devices 110 a and 110 b may be formatted in accordance with the well-known OSI protocol standard.
- the OSI model partitions operability and functionality into seven distinct and hierarchical layers. Generally, each layer in the OSI model is structured so that it may provide a service to the immediately higher interfacing layer. For example, layer 1, or physical layer, may provide services to layer 2 and layer 2 may provide services to layer 3.
- the data transmitted may comprise frames of Ethernet media independent interface (MII) data which may be delimited by start of stream and end of stream delimiters, for example.
- MII Ethernet media independent interface
- the hosts 106 a and 106 b may implement OSI layer 3 and above, the MAC controllers 108 a and 108 b may implement OSI layer 2 and above and the PHY devices 110 a and 110 b may implement the operability and/or functionality of OSI layer 1 or the physical layer.
- the PHY devices 110 a and 110 b may be referred to as physical layer transmitters and/or receivers, physical layer transceivers, PHY transceivers, PHYceivers, or PHY, for example.
- the hosts 106 a and 106 b may comprise suitable logic, circuitry, and/or code that may enable operability and/or functionality of the five highest functional layers for data packets that are to be transmitted over the link 112 . Since each layer in the OSI model provides a service to the immediately higher interfacing layer, the MAC controllers 108 a and 108 b may provide the necessary services to the hosts 106 a and 106 b to ensure that packets are suitably formatted and communicated to the PHY devices 110 a and 110 b. During transmission, each layer may add its own header to the data passed on from the interfacing layer above it. However, during reception, a compatible device having a similar OSI stack may strip off the headers as the message passes from the lower layers up to the higher layers.
- the PHY devices 110 a and 110 b may be configured to handle physical layer requirements, which comprise, but are not limited to, packetization, data transfer and serialization/deserialization (SERDES), in instances where such an operation is required.
- Data packets received by the PHY devices 110 a and 110 b from MAC controllers 108 a and 108 b, respectively, may include data and header information for each of the above six functional layers.
- the PHY devices 110 a and 110 b may be configured to encode data packets that are to be transmitted over the link 112 and/or to decode data packets received from the link 112 .
- the MAC controller 108 a may comprise suitable logic, circuitry, and/or code that may enable handling of data link layer, layer 2, operability and/or functionality in the network device 102 .
- the MAC controller 108 b may comprise suitable logic, circuitry, and/or code that may enable handling of layer 2 operability and/or functionality in the network device 104 .
- the MAC controllers 108 a and 108 b may be configured to implement Ethernet protocols, such as those based on the IEEE 802.3 standard, for example. Notwithstanding, the invention is not limited in this regard.
- the MAC controller 108 a may communicate with the PHY device 110 a via an interface 114 a and with the host 106 a via a bus controller interface 116 a.
- the MAC controller 108 b may communicate with the PHY device 110 b via an interface 114 b and with the host 106 b via a bus controller interface 116 b.
- the interfaces 114 a and 114 b correspond to Ethernet interfaces that comprise protocol and/or link management control signals.
- the interfaces 114 a and 114 b may be multi-rate capable interfaces and/or media independent interfaces (MII).
- MII media independent interfaces
- the interfaces 114 and/or 114 b may comprise parallel and/or serial links between the MAC controller and PHY device.
- the interfaces 114 a and/or 114 b may comprise an MII, XGMII, SGMII, XAUI or XFI interface.
- the bus controller interfaces 116 a and 116 b may correspond to PCI or PCI-X interfaces. Notwithstanding, the invention is not limited in this regard.
- exemplary PHY devices 110 a and 110 b may comprise direct attached copper interfaces that may comprise four duplex copper wires.
- the PHY devices 110 a and 110 b may transmit data via a fixed number of physical channels having a fixed data rate limit which may result in network links being underutilized and transmitting IDLE symbols for significant portions of time.
- the network devices 102 and 104 may exchange some preliminary information and/or training signals.
- the network devices 102 and 104 may negotiate a data rate limit and duplex mode (e.g., full-duplex) for communicating with each other.
- each of the network devices 102 and 104 may need to “train” or adjust various parameters and/or circuitry in a network device to account for variables such as the type of cabling over which data is being communicated and the environmental conditions (e.g. temperature) surrounding the cabling.
- the network devices may initially transmit the data via the direct attached copper in low voltage differential signaling via the four copper wires in the link 112 .
- Transfer rates of 2.5 Gbps, 5 Gbps and/or 10 Gbps may be utilized depending on clocking methods, for example.
- conventional PHY devices may distribute traffic evenly over all available physical channels and may continuously transmit IDLE symbols between packets of actual data.
- it may be determined that 2.5 Gbps, 5 Gbps and/or 10 Gbps may be higher than necessary or desired.
- PHY 110 a and 110 b may comprise a backplane physical layer that may comprise suitable logic, circuitry, interfaces and/or code that are operable to improve energy efficiency.
- the backplane PHYs 110 a and 110 b may be adapted to transition from a high(er) power mode of operation to a low(er) power mode of operation and/or vice versa.
- Controlling the data rate limit of the connection between the network devices 102 and 104 may enable the network devices 102 and 104 to communicate in a more energy efficient manner.
- the data rate limit on the link 112 may be low(er)
- higher layer functions and/or resources, such as portions of the MAC controller may be placed into a low(er) power mode.
- the data rate limit may be controlled by, for example, controlling a number of physical channels utilized to communicate data, controlling the signal constellation utilized for representing data on the link, controlling a rate at which symbols are transmitted, and controlling the length of time between frames (the inter-frame gap).
- aspects of the invention may enable network designers and/or administrators to control, with fine precision via a plurality of data rate variables, a data rate limit.
- the data rate limit may determine the maximum data rate which the link may support at that instant.
- the difference between the data rate limit and the actual data rate may correspond to wasted energy on the link and/or in network devices communicatively coupled to the link.
- the increased resolution with which the data rate limit may be controlled, via the plurality of variables may enable reducing the difference between the data rate limit and the actual data rate; thus improving energy efficiency of the link and/or network devices communicatively coupled to the link.
- FIG. 2 is a block diagram illustrating an exemplary Ethernet over twisted pair PHY device architecture comprising a multi-rate capable physical block, in accordance with an embodiment of the invention.
- a network device 200 which may comprises an Ethernet over twisted pair PHY device 202 , a MAC controller 204 , a host 206 , an interface 208 , and a bus controller interface 210 .
- the PHY device 202 may be an integrated device which may comprise a multi-rate capable physical layer block 212 , one or more transmitters 214 , one or more receivers 220 , a memory 216 , a memory interface 218 , and one or more input/output interfaces 222 .
- the PHY device 202 may be an integrated device that comprises a multi-rate capable physical layer block 212 , one or more transmitters 214 , one or more receivers 220 , a memory 216 , a memory interface 218 , and one or more input/output interfaces 222 .
- the operation of the PHY device 202 may be the same as or substantially similar to that of the PHY devices 110 a and 110 b disclosed in FIG. 1 .
- the PHY device 202 may provide layer 1 (physical layer) operability and/or functionality that enables communication with a remote PHY device.
- the operation of the MAC controller 204 , the host 206 , the interface 208 , and the bus controller 210 may be the same as or substantially similar to the respective MAC controllers 108 a and 108 b, hosts 106 a and 106 b, interfaces 114 a and 114 b, and bus controller interfaces 116 a and 116 b as described in FIG. 1 .
- the MAC controller 204 may comprise a multi-rate capable interface 204 a that may comprise suitable logic, circuitry, and/or code to enable communication with the PHY device 202 at a plurality of data rates via the interface 208 .
- the multi-rate capable physical layer block 212 in the PHY device 202 may comprise suitable logic, circuitry, and/or code that may enable operability and/or functionality of physical layer requirements.
- the multi-rate capable physical layer block 212 may enable generating the appropriate link discovery signaling utilized for establishing communication with a remote PHY device in a remote network device.
- the multi-rate capable physical layer block 212 may communicate with the MAC controller 204 via the interface 208 .
- the interface 208 may be a media independent interface (MII) or an XGMII and may be configured to utilize a plurality of serial data lanes for receiving data from the multi-rate capable physical layer block 212 and/or for transmitting data to the multi-rate capable physical layer block 212 .
- MII media independent interface
- XGMII XGMI
- the interface 208 may comprise a XAUI implemented via traces between chips on a circuit board and/or a XFI interface for an optical transceiver.
- the number of lanes between the MAC controller 204 and the PHY device 202 may be reduced and the distance between them may be extended.
- the multi-rate capable physical layer block 212 may be configured to operate in one or more of a plurality of communication modes, where each communication mode may implement, for example, a different communication protocol. These communication modes may include, but are not limited to, Ethernet over twisted pair standards 10BASE-T, 100BASE-TX, 1000BASE-T, 10GBASE-T, and other similar protocols that utilize multiple physical channels between network devices.
- the multi-rate capable physical layer block 212 may be configured to operate in a particular mode of operation upon initialization or during operation. For example, auto-negotiation may utilize the FLP bursts to establish a rate (e.g.
- the PHY device 202 may comprise a direct attached copper interface such as CX4 and the physical channels 224 a, 224 b, 224 c and 224 d may comprise InfiniBand copper cables.
- the PHY device 202 may comprise a pluggable module for example, SFP+, XENPAK and/or X2.
- the multi-rate capable physical layer block 212 may be coupled to memory 216 through the memory interface 218 , which may be implemented as a serial interface or a bus.
- the memory 216 may comprise suitable logic, circuitry, and/or code that may enable storage or programming of information that includes parameters and/or code that may effectuate the operation of the multi-rate capable physical layer block 212 .
- the parameters may comprise configuration data and the code may comprise operational code such as software and/or firmware, but the information need not be limited in this regard.
- the parameters may include adaptive filter and/or block coefficients for use, for example, by the multi-rate capable physical layer block 212 and/or the hybrids 226 .
- Each of the transmitters 214 a, 214 b, 214 c, 214 d may comprise suitable logic, circuitry, interface and/or code that may enable transmission of data from the network device 200 to a remote network device via, for example, the link 112 in FIG. 1 .
- the receivers 220 a, 220 b, 220 c, 220 d may comprise suitable logic, circuitry, interface(s) and/or code that may enable receiving data from a remote network device.
- Each of the transmitters 214 a, 214 b, 214 c, 214 d and receivers 220 a, 220 b, 220 c and 220 d in the PHY device 202 may correspond to a physical channel that may comprise the link 112 .
- a transmitter/receiver pair may interface with each of the physical channels 224 a, 224 b, 224 c and 224 d.
- the transmitter/receiver pairs may be enabled to provide the appropriate communication rate and mode for each physical channel.
- the input/output interfaces 222 may comprise suitable logic circuitry, and/or code that may enable the PHY device 202 to impress signal information onto a physical channel, for example a twisted pair of the link 112 disclosed in FIG. 1 . Consequently, the input/output interfaces 222 may, for example, provide conversion between differential and single-ended, balanced and unbalanced, signaling methods. In this regard, the conversion may depend on the signaling method utilized by the transmitter 214 , the receiver 220 , and the type of medium of the physical channel. Accordingly, the input/output interfaces 222 may comprise one or more baluns and/or transformers and may, for example, enable transmission over a twisted pair.
- the input/output interfaces 222 may be internal or external to the PHY device 202 .
- internal may, for example, refer to being “on-chip” and/or sharing the same substrate.
- PHY device 202 comprises one or more discrete components, then “internal” may, for example, refer to being on the same printed circuit board or being within a common physical package.
- the PHY device 202 may be enabled to transmit and receive simultaneously over up to four or more physical links.
- the network device 200 may comprise a number of hybrids 226 corresponding to the number of physical links.
- Each hybrid 226 may comprise suitable logic, circuitry, interface and/or code that may enable separating transmitted and received signals from a physical link.
- the hybrids may comprise echo cancellers, far-end crosstalk (FEXT) cancellers, and/or near-end crosstalk (NEXT) cancellers.
- Each hybrid 226 in the network device 300 may be communicatively coupled to an input/output interface 222 .
- the network device 200 may communicate with a remote partner via the link 112 .
- the network device 200 may transmit data to and receive data from a remote partner via the physical channels 224 a, 224 b, 224 c, and 224 d.
- the network device 200 may transmit IDLE symbols to keep itself and/or the remote partner “trained”. In this manner, power consumption of a network may be largely independent of the amount of actual data being transmitted over the network. Accordingly, controlling the data rate limit on the link 112 may enable the network devices 200 to transmit fewer IDLE symbols and thus communicate in a more energy efficient manner.
- the network device 200 may disable, or put into a low(er) power state, one or more of the physical channels 224 , when those one or more physical channels are not required to meet current and/or future demand of the link. In this manner, transmitters 214 , receivers 220 , hybrids 226 , and/or portions of the multi-rate capable PHY block 212 associated with the unused physical channels may be disabled.
- a channel in a low(er) power state a may operate in one or more ways. For example, one or more channels may convey little or no data, may be silent, may convey IDLE symbols and/or convey other energy. In some instances, all channels of a link may be placed into a low(er) power state.
- the PHY device 202 as well as the MAC controller 204 may be put to sleep.
- the PHY device 202 and/or one or more components implementing the layers above the PHY layer may be placed in a low power idle mode (LPI) wherein the PHY device 202 and/or higher layer components may be powered down during idle periods.
- LPI low power idle mode
- the PHY device 202 may maintain various coefficients, for example, adaptive filter and/or block coefficients and may maintain synchronization to allow for a more rapid return to an active state.
- a portion of the receiver circuitry may be turned off.
- devices that handle one direction of communication may be in a quiet state independent of devices that handle communication in an opposite direction.
- both directions of a PHY device may enter and/or leave a quiet state together.
- OSI layers above the PHY may operate in an asymmetric mode.
- a low(er) power state may be enabled wherein channels of a link may remain active and a data rate limit on each of the channels may be controlled by adjusting a signal constellation, PAM levels, an IFG, and/or a symbol rate.
- FIG. 3 is a block diagram illustrating an exemplary PHY device that is enabled to implement energy efficient networking, in accordance with an embodiment of the invention.
- the PHY device 202 may comprise a physical coding sub-layer (PCS), physical media attachment (PMA) and/or physical media dependent (PMD) module 308 and an optional control policy assist module 314 .
- the PCS, PMA and PMD module 308 may comprise a FIFO and/or buffer module 310 and a hardware, firmware and/or software module 312 .
- the MAC 204 and the PHY 202 are described with respect to FIG. 1 and FIG. 2 .
- the layers above the MAC layer 306 are OSI layers that may comprise the host 206 layer and/or the interfaces 208 and 210 described with respect to FIG. 1 and FIG. 2 , for example.
- the PHY device 202 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to improve energy efficiency for one or more PHY interfaces.
- the PHY 202 may be operable to implement an energy efficient network (EEN) control policy that may comprise lowering power levels during periods of little or no data traffic.
- EEN energy efficient network
- a PHY may be operable to enter a low power idle mode (LPI) and/or may lower its data rate to reduce power consumption.
- LPI low power idle mode
- Management of the EEN control policy implementation and/or decisions regarding when to enter and/or exit a low(er) power mode may originate from various parts of the system.
- Management of the control policy implementation may comprise approximating and/or monitoring transmit and/or receive traffic and/or determining when to enter and/or exit low(er) power modes.
- the EEN control policy may take into consideration latency constraints for various types of traffic for determining wake and/or sleep periods. Latency may be introduced while a PHY and/or a MAC controller transition from a period of low(er) power or a sleep period to a period of operation at a higher power. For example, in instances when latency is not tolerable, a series of traffic bursts may be buffered for an acceptable amount of time before waking the PHY device 202 and/or MAC controller 204 for delivery of the accumulated traffic bursts.
- the PHY device 202 may be operable to receive control policy management signals indicating when to go into a reduced power mode and/or when to exit the reduced power mode.
- the signals may be received from one or more layers above the PHY layer, for example.
- the signals may be embedded in an EEN control packet, for example, a “magic” packet, or may be communicated during an inter-packet gap and/or within a packet preamble for example.
- the signals may be received from a link partner.
- the PHY device 202 may comprise the control policy and/or may control and/or originate the EEN control policy operations.
- the PHY device 202 may comprise the PCS, PMA and/or PMD module 308 which may comprise suitable logic, circuitry, interfaces and/or code that may be operable to perform one or more of physical encoding and/or decoding, PMA framing and transmitter and/or receiver operations.
- the PHY device 202 may comprise the hardware, firmware and/or software module 312 that may be operable to implement a control policy within the PHY device 202 .
- the hardware, firmware and/or software module 312 may be operable to monitor and/or parse control signals and/or packets received by the PHY device 202 that may comprise information about entering and/or exiting a low(er) power mode and/or about buffering packets.
- the PHY device 202 may comprise the FIFO and/or buffers 310 that may comprise suitable logic, circuitry, interfaces and/or code that may be operable to store packets and/or frames prior to transmission. For example, in instances when the PHY device 202 is waking-up from a low(er) power mode, packets may be received from higher layers while the PHY device 202 may need time to transition to an operational state. The PHY device 202 may store packets in the FIFO and/or buffer 310 until the PHY 202 is able to transmit them across the link. Similarly, a PHY within a link partner may also need to wake up and thus data may be buffered long enough for the PHYs in both link partners to exit LPI mode. In various embodiments of the invention, the MAC controller 204 may buffer packets.
- the optional control policy assist module 314 may comprise suitable logic, circuitry, interfaces and/or code that may be operable assist in implementation of the EEN control policy within the PHY device 202 .
- the optional control policy assist module 314 may determine when to buffer packets and when to transmit and/or to receive.
- the optional control policy assist module 314 may comprise timing and/or other parameters for the length of a sleep or wake cycle.
- the control policy assist module may send and/or receive EEN control information to and/or from a link partner.
- the optional control policy assist module 314 may determine that a request for entering an LPI mode or a notification of entering an LPI mode should be sent to a link partner.
- the optional control policy assist module 314 may receive a request or notification from a link partner for entering into or exiting an LPI mode.
- implementation and/or management of the EEN control policy may occur in various parts of the system 100 .
- the control policy may be managed by the layers above the MAC layer 306 and may be communicated to the PHY 202 .
- the layers above the MAC layer 306 may comprise suitable logic, circuitry, interfaces and/or code to monitor hardware, firmware, software and/or one or more buses to determine when a low(er) power mode of operation may be sufficient to handle traffic flowing through the system 100 .
- Signals that may assert a low(er) power mode for the PHY device 202 may be communicated from the layers above the MAC layer 306 .
- Management of the EEN protocols and/or techniques may be based, for example, on management signals of an MDIO interface to the MAC.
- the MDIO interface may configure thresholds such as how long the PHY device 202 should stay in a low(er) power mode after entering the low(er) power mode, how long a buffer should be empty before going into a low(er) power mode, and how full a buffer should be before waking up from a low(er) power mode.
- the MDIO interface may also be utilized to configure parameters pertaining to a link partner. Exemplary parameters comprise how long the link partner takes to wake up and how much buffering is available in the link partner's buffers.
- the MDIO interface may enable configuration of the control policy by a system designer or administrator.
- EEN control signals may by-pass the MAC controller 204 or the PHY device 202 may control implementation of the EEN control policy rather than the higher layers. In this manner, an EEN control policy may be implemented without a costly modification to the MAC controller 204 .
- the PHY device 202 may be integrated or may be a pluggable transceiver module such as a SFP, SFP+, XenPak or X2, for example.
- FIG. 4 is a block diagram illustrating an exemplary XGMII extender that is capable of energy efficient modes of operation, in accordance with an embodiment of the invention. Referring to FIG. 4 , there is shown, a MAC 412 , an XGXS 414 , an XGXS 416 , a PHY 418 , an XGMII extender 420 and XGMII interfaces 422 and 424 .
- the PHY 418 may be similar or substantially the same as the PHY device 202 described, for example, with respect to FIG. 1 , FIG. 2 and FIG. 3 .
- the MAC 412 may be similar or substantially the same as the MAC controller 204 described with respect to, for example, FIG. 1 , FIG. 2 and FIG. 3 .
- the XGMII interfaces 422 and/or 424 may be similar or substantially the same as the interfaces 114 and 203 described with respect to FIG. 1 , FIG. 2 and FIG. 3 , for example.
- the XGMII interfaces 422 and/or 424 may comprise suitable logic, circuitry and/or code that may be operable to communicate via parallel pins and/or traces between the MAC 404 and XGXS 414 and/or between the XGXS 416 and the PHY 418 .
- the XGMII may comprise a 10 Gbps media independent interface.
- the XGXS modules 414 and/or 416 may each comprise suitable logic circuitry, interfaces and/or code that may be operable to communicate via a reduced number of lanes and/or over greater distances. In various embodiments of the invention, the XGXS modules 414 and/or 416 may be operable to convert parallel data received via the XGMII interfaces 422 and/or 424 respectively into a serial, self clocked data stream.
- the XGMII extender 420 may support chip to chip communication via traces on a circuit board.
- the XGMII extender 420 may comprise suitable logic circuitry and/or code to extend the distance between the MAC 412 and the PHY 418 relative to a distance that an XGMII interface may be capable of achieving.
- the XGMII extender 420 may comprise a XAUI interface that may be operable to map the XGMII parallel data to four transmit and receive lanes wherein each lane may be operable to transmit at 3.125 Gbps based on 8B10B encoding.
- the XGMII extender 420 may comprise a XFI interface that may be operable to map the XGMII parallel data to single lane that may be operable to run at 10.3125 Gbps based on 64B66B encoding for example.
- one or more of the interfaces between the MAC 412 and the PHY 418 comprising the XGXS 414 , the XGXS 416 , the XGMII extender 420 and/or the XGMII interfaces 422 and 424 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to operate in a low(er) power mode according to a energy efficient network control policy.
- the control policy may be managed and/or implemented in an OSI layer above the MAC layer implemented in the MAC 412 and/or may be implemented in the PHY 418 layer.
- the one or more interfaces between the MAC 412 and the PHY 418 may be operable to receive control policy management signals indicating when to go into a reduced power mode and/or when to exit the reduced power mode.
- FIG. 5A is a block diagram illustrating an exemplary backplane PHY that is capable of energy efficient modes of operation, in accordance with an embodiment of the invention.
- a supervisor 502 that may comprise a memory 506 , switch chip 510 , a MAC 512 and a back plane PHY 514 .
- a line card 504 that may comprise a backplane PHY 518 , a MAC 520 , packet processing 524 , a memory 526 , a MAC 528 and a PHY 522 .
- a backplane 516 and a link 524 There is also shown.
- the link 524 may be similar to or substantially the same as the link 112 described with respect to FIG. 1 , for example.
- the MAC 512 and the MAC 520 may be similar and/or substantially the same as the MAC 108 and/or the MAC 208 described with respect to FIG. 1 , FIG. 2 and FIG. 3 , for example.
- the PHY 522 , the backplane PHY 514 and/or the backplane PHY 518 may be similar and/or substantially the same as the PHY device 110 and/or 202 described with respect to FIG. 1 , FIG. 2 and FIG. 3 , for example.
- the backplane 516 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to handle communication among a plurality of circuit boards that may be connected to the backplane.
- the backplane 516 may be operable to support communication between the backplane PHY 514 and the backplane PHY 518 based on 10GBASE-KR, 10GBASE-KX4 and/or 1GBASE-KX Ethernet standards, for example.
- the 10GBASE-KR and/or 10G BASE-KX4 versions of backplane Ethernet may be implemented with or without forward error control (FEC).
- Exemplary applications for the backplane 516 may comprise switches, routers and blade servers.
- the supervisor 502 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to manage communication among one or more line cards such as the line card 504 that may be connected to the backplane 516 .
- the supervisor 502 may comprise the switch chip 510 .
- the switch chip 510 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to interconnect network nodes via the one or more line cards communicatively coupled to the backplane 516 , such as the line card 504 .
- the switch chip 510 may provide Open Systems Interconnect (OSI) layer 2 and above operability.
- the switch chip 510 may comprise the MAC 512 .
- the MAC 512 may comprise suitable logic, circuitry, interfaces and/or code that may enable handling of data link layer, layer 2, operability and/or functionality in the switch chip 510 .
- the MAC 512 may be operable to communicate with the backplane PHY 514 via any suitable interface, for example a GMII, an XGMII and/or an extended XGMI for example.
- the backplane PHY 514 and the backplane PHY 518 in the line card 504 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to communicate via the backplane 516 in accordance with one or more standard rates such as 10 Gbps, 1 Gbps and/or at non-standard rates such as 2.5 Gbps and 5 Gbps.
- the backplane PHY 514 and/or the backplane PHY 518 may be operable to communicate based on 10GBASE-KX 4 , 1GBASE-KX and/or 10GBASE-KR Ethernet standards.
- the line card 504 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to provide an interface between the external link 524 and the backplane 516 .
- the line card 504 may be a swappable module that may be upgradable.
- the line card 504 may comprise the backplane PHY 518 that may communicate via the backplane 516 with the backplane PHY 514 in the supervisor 502 .
- the line card 504 may comprise the PHY 522 that may communicate with other network nodes via the external link 524 .
- the MAC 520 and the MAC 528 may be operable to implement OSI layer 2 and above operability in the line card 504 and may communicate with the backplane PHY 518 and the PHY 522 .
- the packet processing module may handle OSI layer 3 and/or higher layer processing.
- the memory 526 may be operable to buffer packet data.
- the backplane PHY 514 and/or the backplane PHY 516 may comprise suitable logic, circuitry, interfaces and/or code to implement energy efficient network (EEN) control policies.
- the backplane PHYs 514 and/or 516 may be adapted to operate in a low(er) power mode. For example, low power idle and/or sub-rating, for example, and may be operable to transition from a low power idle mode to a high(er) power mode of operation and/or vice versa.
- the backplane PHYs 514 and/or 518 and one or more other portions of the supervisor 502 and/or the line card 504 may be operable to transition between a low(er) power mode and a higher power mode and vice versa based on an EEN control policy.
- Traffic communicated across the backplane 516 may be monitored and/or future traffic may known or estimated. It may be determined according to the control policy that the backplane PHYs 514 and/or 518 may be placed in a low(er) power mode or in a high(er) power mode based on pending, current, and/or future traffic. In this manner energy consumption may be reduced in the backplane PHYs 514 and/or 518 .
- the EEN control signals may be embedded in an EEN control packet, a “magic” packet, or may be communicated during an inter-packet gap and/or within a packet preamble for example. Packet data that may be pending transmission may be buffered while one or more of the backplane PHYs 514 and 518 and/or other components of the supervisor 502 and/or the line card 504 are transition between different modes of operation.
- FIG. 5B is a block diagram illustrating an exemplary implementation of cascading energy efficient mode over a plurality of interfaces in a communication path, in accordance with an embodiment of the invention.
- the supervisor 502 that may comprise the memory 506 , the switch chip 510 , the MAC 512 and the back plane PHY 514 .
- the line card 504 that may comprise the backplane PHY 518 , the MAC 520 , the packet processor 524 , the memory 526 , the MAC 528 and the PHY 522 .
- the backplane 516 , the link 524 and the XGMII extender 420 There is also shown the backplane 516 , the link 524 and the XGMII extender 420 .
- the supervisor 502 , the memory 506 , the switch chip 510 , the MAC 512 , the back plane PHY 514 the line card 504 , the backplane PHY 518 , the MAC 520 , the packet processor 524 , the memory 526 , the MAC 528 and the PHY 522 , the backplane 516 and the link 524 are described with respect to FIG. 5A .
- the XGMII extender 420 is described with respect to FIG. 4A .
- communication may be established with a link partner via the PHY device 222 and the link 524 .
- Packets may be communicated and/or processed via a communication path comprising one or more devices and/or interfaces within the line card 504 , the backplane 516 and the supervisor 502 .
- packets may be communicated and/or processed along a communication path comprising the PHY 522 , the XGMII extender 420 , the MAC 528 , the packet processor 524 , the MAC 520 , the backplane PHY 518 , the back plane PHY 516 , backplane PHY 514 , the MAC 512 , the switch 510 and the memory 506 .
- a power level mode of operation for example, a low(er) power level mode of operation, may be determined for one or more devices and/or interfaces within the communication path.
- the determined power level mode may be configured within the one or more devices and/or interfaces along the communication path at one time instant and/or at different time instants.
- configuration of devices and/or interfaces for lower power mode may be cascaded in succession along the communication path as devices and/or interfaces finish processing and/or communicating packets.
- the PHY 522 , the XGMII extender 422 and the MAC 528 may be transitioned to a low(er) power mode of operation and the backplane PHY 518 , the backplane 516 and the backplane PHY 514 may subsequently be placed in a lower power mode of operation.
- a linecard and switch architecture are shown in FIG. 5A and FIG. 5B , the invention is not so limited and may comprise other network devices.
- an exemplary embodiment of the invention may comprise one or more devices of a computer, a router, an aggregation switch, a blade server and a data center switch.
- FIG. 6 is a block diagram illustrating an exemplary direct attached copper interface that is capable of energy efficient modes of operation, in accordance with an embodiment of the invention.
- a MAC 604 a PHY 602 , a physical coding sub-layer (PCS) 608 , a connector 610 and copper link 612 .
- PCS physical coding sub-layer
- the MAC 604 may be similar and/or substantially the same as the MAC 108 and/or the MAC 208 described with respect to FIG. 1 , FIG. 2 and FIG. 3 , for example.
- the PHY 602 may be similar and/or substantially the same as the PHY devices 110 , 202 , 418 and/or 522 described with respect to FIG. 1 , FIG. 2 , FIG. 3 , FIG. 4 and/or FIG. 5 for example.
- the PHY 602 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to transmit and/or receive data via a direct attach copper interface and/or a copper medium, for example, the copper link 612 .
- the MAC 604 may send data to the PHY 602 that may be formatted according to a suitable protocol, for example, InfiniBand or QLogic protocol.
- the PHY 602 may transmit and/or receive serial data via the connector 610 .
- the connector 610 may be an InfiniBand connector.
- the serial data may be transmitted via the connector 610 in low voltage differential signaling via four duplex copper wires in the copper link 612 .
- data may be transmitted by the PHY 602 at transfer rates of 2.5 Gbps, 5 Gbps, 10 Gbps, for example.
- the PHY 602 may be operable to transmit and/or receive data via the copper link 612 based on 10GBASE-CX4 specifications.
- the connector 610 may comprise a Multi-source Agreement (MSA) module to provide the connectivity to the copper link 612 .
- MSA Multi-source Agreement
- the PCS 608 may manage and/or synchronize data flowing among four lanes within the copper link 612 according to 802.3ae Clause 48 protocol.
- the PHY 602 may be operable to transition between a low(er) power level and a higher power level according to an EEN control policy.
- the PHY 602 may administer the control policy and/or may communicate control signals to layers above the PHY layer and/or to link partners.
- the PHY 602 may receive control policy management signals indicating when to go into a reduced power mode and/or when to exit the reduced power mode. The signals may be received from one or more layers above the PHY layer, for example, the MAC layer 604 or layers above the MAC 306 described with respect to FIG. 3 .
- control signals may be embedded in an EEN control packet, may comprise a “magic” packet, may be communicated during an inter-packet gap and/or may be communicated within a packet preamble, for example.
- the signals may be received from a link partner.
- the PHY 602 may be part of a communication path wherein a reduced power mode may be implemented in the PHY 602 as well as other interfaces along the communication path.
- FIG. 7 is a flow chart illustrating exemplary steps for implementing an energy efficient network control policy in a plurality of interfaces of a communication path, in accordance with an embodiment of the invention.
- the exemplary steps may begin with start step 710 .
- communication may be established via one or more interfaces in a communication path that may comprise two link partners.
- the interfaces may operate between the two link partners such as via the PHY to PHY direct attach copper interface 602 and/or between two PHYs via a backplane such as between the PHY device 514 and/or the PHY device 518 .
- the interfaces may operate between a MAC and a PHY, for example, the interfaces may comprise a XAUI or XFI interface.
- a control policy that may be administered by one or both link partners may be utilized to determine that a change in power level is appropriate. For example, a low level of traffic may be detected by one or both of the link partners that may indicate an opportunity to reduce energy consumption.
- one or more of the interfaces within the communication path for example, one or more MAC to PHY interfaces and/or PHY to PHY interfaces may enter and/or exit a low(er) power mode of operation according to the EEN control policy.
- Step 718 may be an end of exemplary steps.
- one or more of a plurality of network devices for example, the MAC 412 and the PHY 418 , the PHY 514 and the PHY 518 , the MAC 528 and the PHY 522 and/or the PHY 602 and a link partner may be communicatively coupled via one or more interfaces.
- one or more of a plurality of network devices may be communicatively coupled via one or more serial and/or parallel interfaces.
- One or more circuits within the network devices may determine a power level mode of operation for the one or more interfaces according to an energy efficient network communication control policy.
- the one or more circuits may configure the interfaces for the determined power level mode. In this regard, configuration in various interfaces may occur at one time instant or configuration may be cascaded sequentially through a plurality of interfaces.
- the plurality of network devices may comprise a physical layer device (PHY), a media access controller (MAC) and/or higher layer devices.
- the one or more interfaces may comprise a XGMII extender 420 , for example, a XAUI and/or a XFI device.
- the one or more interfaces may comprise a back plane PHY 514 and/or 518 , for example, a 10GBASE-KR, a 10GBASE-KX4 and/or a 1GBASE-KX backplane PHY.
- the backplane PHY 514 and/or 518 may perform forward error control (FEC).
- FEC forward error control
- the one or more interfaces may comprise a direct attach copper PHY, for example, SFP+and/or may comprise InfiniBand and/or 10GBASE-CX4. Furthermore, the one or more interfaces may comprise a pluggable transceiver module that may comprise a direct attached copper PHY, for example.
- Energy efficient network control data may be communicated to and/or from one or more of the plurality of network devices.
- the one or more plurality of network devices may enter or exit a lower power mode of operation based on the communicated energy efficient network control data.
- one or more of the plurality of network devices may buffer packets pending transmission by the interfaces while the interfaces, for example, the connector 610 and/or other components transition to the determined power level mode of operation.
- Another embodiment of the invention may provide a machine and/or computer readable storage and/or medium, having stored thereon, a machine code and/or a computer program having at least one code section executable by a machine and/or a computer, thereby causing the machine and/or computer to perform the steps as described herein for a method and system for energy efficient communication among one or more interfaces in a communication.
- the present invention may be realized in hardware, software, or a combination of hardware and software.
- the present invention may be realized in a centralized fashion in at least one computer system or in a distributed fashion where different elements are spread across several interconnected computer systems. Any kind of computer system or other apparatus adapted for carrying out the methods described herein is suited.
- a typical combination of hardware and software may be a general-purpose computer system with a computer program that, when being loaded and executed, controls the computer system such that it carries out the methods described herein.
- the present invention may also be embedded in a computer program product, which comprises all the features enabling the implementation of the methods described herein, and which when loaded in a computer system is able to carry out these methods.
- Computer program in the present context means any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or both of the following: a) conversion to another language, code or notation; b) reproduction in a different material form.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Small-Scale Networks (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Description
- This application is a continuation of Non-Provisional application Ser. No. 12/478,320, filed on Jun. 4, 2009, which claims priority to, and claims the benefit of U.S. Provisional Application Ser. No. 61/111,653, filed on Nov. 5, 2008.
- This application makes reference to:
- U.S. patent application Ser. No. 12/471,861 (Attorney Docket No. 20367US02) filed on May 26, 2009;
- U.S. patent application Ser. No. 12/470,785 (Attorney Docket No. 20368US02) filed on May 22, 2009;
- U.S. patent application Ser. No. 12/470,970 (Attorney Docket No. 20369US02) filed on May 22, 2009;
- U.S. patent application Ser. No. 12/474,557 (Attorney Docket No. 20370US02) filed on May 29, 2009;
- U.S. patent application Ser. No. 11/685,554 (Attorney Docket No. 18031US01) filed Mar. 13, 2007; and
- U.S. patent application Ser. No. 11/473,205 (Attorney Docket No. 17396US02) filed Jun. 22, 2006.
- Each of the above stated applications is hereby incorporated herein by reference in its entirety.
- Certain embodiments of the invention relate to networking. More specifically, certain embodiments of the invention relate to a method and system for energy efficient communication among one or more interfaces in a communication path.
- Communications networks and in particular Ethernet networks, are becoming an increasingly popular means of exchanging data of various types and sizes for a variety of applications. In this regard, Ethernet networks are increasingly being utilized to carry voice, data, and multimedia traffic. Accordingly more and more devices are being equipped to interface to Ethernet networks. Broadband connectivity including internet, cable, phone and VOIP offered by service providers has led to increased traffic and more recently, migration to Ethernet networking. Much of the demand for Ethernet connectivity is driven by a shift to electronic lifestyles involving desktop computers, laptop computers, and various handheld devices such as smart phones and PDA's. Applications such as search engines, reservation systems and video on demand that may be offered at all hours of a day and seven days a week, have become increasingly popular.
- These recent developments have led to increased demand on datacenters, aggregation, high performance computing (HPC) and core networking. As the number of devices connected to data networks increases and higher data rates are required, there is a growing need for new transmission technologies which enable higher data rates. Conventionally, however, increased data rates often results in significant increases in power consumption. In this regard, as an increasing number of portable and/or handheld devices are enabled for Ethernet communications, battery life may be a concern when communicating over Ethernet networks. Accordingly, ways of reducing power consumption when communicating over Ethernet networks may be needed.
- Further limitations and disadvantages of conventional and traditional approaches will become apparent to one of skill in the art, through comparison of such systems with the present invention as set forth in the remainder of the present application with reference to the drawings.
- A system and/or method for energy efficient communication among one or more interfaces in a communication path, substantially as shown in and/or described in connection with at least one of the figures, as set forth more completely in the claims.
- Various advantages, aspects and novel features of the present invention, as well as details of an illustrated embodiment thereof, will be more fully understood from the following description and drawings.
-
FIG. 1 is a block diagram illustrating an exemplary Ethernet connection between two network devices, in accordance with an embodiment of the invention. -
FIG. 2 is a block diagram illustrating an exemplary Ethernet over twisted pair PHY device architecture comprising a multi-rate capable physical block, in accordance with an embodiment of the invention. -
FIG. 3 is a block diagram illustrating an exemplary PHY device that is enabled to implement energy efficient networking, in accordance with an embodiment of the invention. -
FIG. 4 is a block diagram illustrating an exemplary XGMII extender that is capable of energy efficient modes of operation, in accordance with an embodiment of the invention. -
FIG. 5A is a block diagram illustrating an exemplary backplane PHY that is capable of energy efficient modes of operation, in accordance with an embodiment of the invention. -
FIG. 5B is a block diagram illustrating an exemplary implementation of cascading energy efficient mode over a plurality of interfaces in a communication path, in accordance with an embodiment of the invention. -
FIG. 6 is a block diagram illustrating an exemplary direct attached copper interface that is capable of energy efficient modes of operation, in accordance with an embodiment of the invention. -
FIG. 7 is a flow chart illustrating exemplary steps for implementing an energy efficient network control policy in a plurality of interfaces of a communication path, in accordance with an embodiment of the invention. - Certain embodiments of the invention can be found in a method and system for energy efficient communication among one or more interfaces in a communication path. In this regard, one or more of a plurality of network devices may be communicatively coupled via one or more serial and/or parallel interfaces. One or more circuits within the network devices may be operable to determine a power level mode of operation for the one or more interfaces and/or devices according to an energy efficient network communication control policy. The one or more circuits may configure the interfaces for the determined power level mode. In this regard, configuration in various interfaces may occur at one time instant or configuration may be cascaded sequentially through a plurality of interfaces. The plurality of network devices may comprise a physical layer device (PHY), a media access controller (MAC) and/or one or more higher OSI layer devices. The one or more of the interfaces may comprise a XGMII extender, for example, a XAUI and/or a XFI device. Moreover, the one or more interfaces may comprise a back plane PHY, for example, a 10GBASE-KR, a 10GBASE-KX4 and/or a 1GBASE-KX PHY. The backplane PHY may be operable to perform forward error control (FEC). The one or more interfaces may comprise a direct attached copper PHY, for example, SFP+ and/or may comprise InfiniBand and/or 10GBASE-CX4. Furthermore, the one or more serial interfaces may comprise a pluggable transceiver module comprising a direct attached copper PHY. Energy efficient network control data may be communicated to and/or from one or more of the plurality of network devices. The one or more plurality of network devices may enter or exit a lower power mode of operation based on the communicated energy efficient network control data. In some instances, the one or more plurality of network devices may buffer packets pending transmission by the interfaces while the interfaces and/or other components transition to the determined power level mode of operation.
-
FIG. 1 is a block diagram illustrating an exemplary Ethernet connection between a two network devices, in accordance with an embodiment of the invention. Referring toFIG. 1 , there is shown asystem 100 that comprises anetwork device 102 and anetwork device 104. In addition, there is shown twohosts MAC controllers PHY devices interface controllers link 112 - The
network devices link 112. The Ethernet link 112 is not limited to any specific medium and may utilize any suitable medium.Exemplary Ethernet link 112 media may comprise copper, optical and/or backplane technologies. For example, a copper medium such as STP, Cat3, Cat 5, Cat 5e, Cat 6, Cat 7 and/or Cat 7a as well as ISO nomenclature variants may be utilized. Additionally, copper media technologies such as SFP+, CX4, InfiniBand, ribbon and backplane may be utilized. With regard to optical media for theEthernet link 112, single mode fiber as well as multi-mode fiber may be utilized. - In an exemplary embodiment of the invention, the
link 112 may comprise up to four or more physical channels, each of which may, for example, comprise an unshielded twisted pair (UTP). Thenetwork device 102 and thenetwork device 104 may communicate via two or more physical channels comprising thelink 112. For example, Ethernet over twisted pair standards 10BASE-T and 100BASE-TX may utilize two pairs of UTP while Ethernet over twisted pair standards 1000BASE-T and 10GBASE-T may utilize four pairs of UTP. In this regard, however, aspects of the invention may enable varying the number of physical channels via which data is communicated. - In an exemplary embodiment of the invention, the
network devices 102 and/or 104 may comprise a twisted pair PHY capable of operating at one or more standard rates such as 10 Mbps, 100 Mbps, 1 Gbps, and 10 Gbps (10BASE-T, 100GBASE-TX, 1GBASE-T, and/or 10GBASE-T); potentially standardized rates such as 40 Gbps and 100 Gbps; and/or non-standard rates such as 2.5 Gbps and 5 Gbps. - In another exemplary embodiment of the invention, the
network devices 102 and/or 104 may comprise a backplane PHY capable of operating at one or more standard rates such as 10 Gbps (10GBASE-KX4, 10GBASE-KX and/or 10GBASE-KR); and/or non-standard rates such as 2.5 Gbps and 5 Gbps. - In another exemplary embodiment of the invention, the
network devices 102 and/or 104 may comprise an optical PHY capable of operating at one or more standard rates such as 10 Mbps, 100 Mbps, 1 Gbps, and 10 Gbps; potentially standardized rates such as 40 Gbps and 100 Gbps; and/or non-standardized rates such as 2.5 Gbps and 5 Gbps. In this regard, the optical PHY may be a passive optical network (PON) PHY. - In addition, the
network devices 102 and/or 104 may support multi-lane topologies such as 40 Gbps CR4, ER4, KR4; 100 Gbps CR10, SR10 and/or 10 Gbps LX4 and CX4. Also, serial electrical and copper single channel technologies such as KX, KR, SR, LR, LRM, SX, LX, CX, BX10, LX10 may be supported. Non standard speeds and non-standard technologies, for example, single channel, two channel or four channels may also be supported. More over, TDM technologies such as PON at various speeds may be supported by thenetwork devices 102 and/or 104. - The
network device 102 may comprise ahost 106 a, a medium access control (MAC)controller 108 a, and a PHY device 104 a. Thenetwork device 104 may comprise ahost 106 b, aMAC controller 108 b, and aPHY device 110 b. Notwithstanding, the invention is not limited in this regard. In various embodiments of the invention, thenetwork device 102 and/or 104 may comprise, for example, computer systems or audio/video (NV) enabled equipment. In this regard, NV equipment may, for example, comprise a microphone, an instrument, a sound board, a sound card, a video camera, a media player, a graphics card, or other audio and/or video device. Additionally, thenetwork devices - The
PHY devices network device 102 and thenetwork device 104. ThePHY device 110 a and/or thePHY device 110 b may support, for example, Ethernet over copper, Ethernet over fiber, and/or backplane Ethernet operations. In an exemplary embodiment of the invention, one or both of thePHY devices PHY devices 110 a and/or 110 b may support SFP+ direct attach copper. ThePHY devices PHY devices PHY devices PHY devices network device 102 and thenetwork device 104 by utilizing a link discovery signaling (LDS) operation that enables detection of active operations in the other network device. In this regard the LDS operation may be configured to support a standard Ethernet operation and/or an extended range Ethernet operation. ThePHY devices - In various embodiments of the invention, the
PHY devices network device 102 may comprise a multimedia server and thenetwork device 104 may comprise a multimedia client. In this regard, thenetwork device 102 may transmit multimedia data, for example, to thenetwork device 104 at high(er) data rates while thenetwork device 104 may transmit control or auxiliary data associated with the multimedia content at low(er) data rates. - The data transmitted and/or received by the
PHY devices - In an exemplary embodiment of the invention illustrated in
FIG. 1 , thehosts MAC controllers PHY devices PHY devices hosts link 112. Since each layer in the OSI model provides a service to the immediately higher interfacing layer, theMAC controllers hosts PHY devices - The
PHY devices PHY devices MAC controllers PHY devices link 112 and/or to decode data packets received from thelink 112. - The
MAC controller 108 a may comprise suitable logic, circuitry, and/or code that may enable handling of data link layer, layer 2, operability and/or functionality in thenetwork device 102. Similarly, theMAC controller 108 b may comprise suitable logic, circuitry, and/or code that may enable handling of layer 2 operability and/or functionality in thenetwork device 104. TheMAC controllers - The
MAC controller 108 a may communicate with thePHY device 110 a via aninterface 114 a and with thehost 106 a via abus controller interface 116 a. TheMAC controller 108 b may communicate with thePHY device 110 b via aninterface 114 b and with thehost 106 b via abus controller interface 116 b. Theinterfaces interfaces interfaces 114 a and/or 114 b may comprise an MII, XGMII, SGMII, XAUI or XFI interface. The bus controller interfaces 116 a and 116 b may correspond to PCI or PCI-X interfaces. Notwithstanding, the invention is not limited in this regard. - In operation,
exemplary PHY devices PHY devices network devices network devices network devices - Once the network devices are “trained”, they may initially transmit the data via the direct attached copper in low voltage differential signaling via the four copper wires in the
link 112. Transfer rates of 2.5 Gbps, 5 Gbps and/or 10 Gbps may be utilized depending on clocking methods, for example. In this regard, conventional PHY devices may distribute traffic evenly over all available physical channels and may continuously transmit IDLE symbols between packets of actual data. However, based, for example, on link utilization, past or present traffic statistics, and/or available resources (e.g., power, buffer space, processor time, etc.), it may be determined that 2.5 Gbps, 5 Gbps and/or 10 Gbps may be higher than necessary or desired. - In other embodiments of the invention,
PHY backplane PHYs - Controlling the data rate limit of the connection between the
network devices network devices link 112 may be low(er), higher layer functions and/or resources, such as portions of the MAC controller may be placed into a low(er) power mode. The data rate limit may be controlled by, for example, controlling a number of physical channels utilized to communicate data, controlling the signal constellation utilized for representing data on the link, controlling a rate at which symbols are transmitted, and controlling the length of time between frames (the inter-frame gap). In this manner, aspects of the invention may enable network designers and/or administrators to control, with fine precision via a plurality of data rate variables, a data rate limit. At any given time instant, the data rate limit may determine the maximum data rate which the link may support at that instant. In instances that the actual data rate on the link is less than the data rate limit, the difference between the data rate limit and the actual data rate may correspond to wasted energy on the link and/or in network devices communicatively coupled to the link. Accordingly, the increased resolution with which the data rate limit may be controlled, via the plurality of variables, may enable reducing the difference between the data rate limit and the actual data rate; thus improving energy efficiency of the link and/or network devices communicatively coupled to the link. -
FIG. 2 is a block diagram illustrating an exemplary Ethernet over twisted pair PHY device architecture comprising a multi-rate capable physical block, in accordance with an embodiment of the invention. Referring toFIG. 2 , there is shown anetwork device 200 which may comprises an Ethernet over twistedpair PHY device 202, aMAC controller 204, ahost 206, aninterface 208, and abus controller interface 210. ThePHY device 202 may be an integrated device which may comprise a multi-rate capablephysical layer block 212, one or more transmitters 214, one or more receivers 220, amemory 216, amemory interface 218, and one or more input/output interfaces 222. - The
PHY device 202 may be an integrated device that comprises a multi-rate capablephysical layer block 212, one or more transmitters 214, one or more receivers 220, amemory 216, amemory interface 218, and one or more input/output interfaces 222. The operation of thePHY device 202 may be the same as or substantially similar to that of thePHY devices FIG. 1 . In this regard, thePHY device 202 may provide layer 1 (physical layer) operability and/or functionality that enables communication with a remote PHY device. Similarly, the operation of theMAC controller 204, thehost 206, theinterface 208, and thebus controller 210 may be the same as or substantially similar to therespective MAC controllers FIG. 1 . TheMAC controller 204 may comprise a multi-ratecapable interface 204 a that may comprise suitable logic, circuitry, and/or code to enable communication with thePHY device 202 at a plurality of data rates via theinterface 208. - The multi-rate capable
physical layer block 212 in thePHY device 202 may comprise suitable logic, circuitry, and/or code that may enable operability and/or functionality of physical layer requirements. In this regard, the multi-rate capablephysical layer block 212 may enable generating the appropriate link discovery signaling utilized for establishing communication with a remote PHY device in a remote network device. The multi-rate capablephysical layer block 212 may communicate with theMAC controller 204 via theinterface 208. In one aspect of the invention, theinterface 208 may be a media independent interface (MII) or an XGMII and may be configured to utilize a plurality of serial data lanes for receiving data from the multi-rate capablephysical layer block 212 and/or for transmitting data to the multi-rate capablephysical layer block 212. However, the invention is not so limited and may utilize any suitable interface. For example, theinterface 208 may comprise a XAUI implemented via traces between chips on a circuit board and/or a XFI interface for an optical transceiver. In this regard, the number of lanes between theMAC controller 204 and thePHY device 202 may be reduced and the distance between them may be extended. - The multi-rate capable
physical layer block 212 may be configured to operate in one or more of a plurality of communication modes, where each communication mode may implement, for example, a different communication protocol. These communication modes may include, but are not limited to, Ethernet over twisted pair standards 10BASE-T, 100BASE-TX, 1000BASE-T, 10GBASE-T, and other similar protocols that utilize multiple physical channels between network devices. The multi-rate capablephysical layer block 212 may be configured to operate in a particular mode of operation upon initialization or during operation. For example, auto-negotiation may utilize the FLP bursts to establish a rate (e.g. 10 Mbps, 100 Mbps, 1000 Mbps, or 10 Gbps) and mode (half-duplex or full-duplex) for transmitting information. AlthoughFIG. 2 is described with respect to a twistedpair PHY device 202, the invention is not limited in this regard. For example, thePHY device 202 may comprise a direct attached copper interface such as CX4 and thephysical channels PHY device 202 may comprise a pluggable module for example, SFP+, XENPAK and/or X2. - The multi-rate capable
physical layer block 212 may be coupled tomemory 216 through thememory interface 218, which may be implemented as a serial interface or a bus. Thememory 216 may comprise suitable logic, circuitry, and/or code that may enable storage or programming of information that includes parameters and/or code that may effectuate the operation of the multi-rate capablephysical layer block 212. The parameters may comprise configuration data and the code may comprise operational code such as software and/or firmware, but the information need not be limited in this regard. Moreover, the parameters may include adaptive filter and/or block coefficients for use, for example, by the multi-rate capablephysical layer block 212 and/or thehybrids 226. - Each of the
transmitters network device 200 to a remote network device via, for example, thelink 112 inFIG. 1 . Thereceivers transmitters receivers PHY device 202 may correspond to a physical channel that may comprise thelink 112. In this manner, a transmitter/receiver pair may interface with each of thephysical channels - The input/
output interfaces 222 may comprise suitable logic circuitry, and/or code that may enable thePHY device 202 to impress signal information onto a physical channel, for example a twisted pair of thelink 112 disclosed inFIG. 1 . Consequently, the input/output interfaces 222 may, for example, provide conversion between differential and single-ended, balanced and unbalanced, signaling methods. In this regard, the conversion may depend on the signaling method utilized by the transmitter 214, the receiver 220, and the type of medium of the physical channel. Accordingly, the input/output interfaces 222 may comprise one or more baluns and/or transformers and may, for example, enable transmission over a twisted pair. Additionally, the input/output interfaces 222 may be internal or external to thePHY device 202. In this regard, if thePHY device 202 comprises an integrated circuit, then “internal” may, for example, refer to being “on-chip” and/or sharing the same substrate. Similarly, if thePHY device 202 comprises one or more discrete components, then “internal” may, for example, refer to being on the same printed circuit board or being within a common physical package. - In operation, the
PHY device 202 may be enabled to transmit and receive simultaneously over up to four or more physical links. Accordingly, thenetwork device 200 may comprise a number ofhybrids 226 corresponding to the number of physical links. Each hybrid 226 may comprise suitable logic, circuitry, interface and/or code that may enable separating transmitted and received signals from a physical link. For example, the hybrids may comprise echo cancellers, far-end crosstalk (FEXT) cancellers, and/or near-end crosstalk (NEXT) cancellers. Each hybrid 226 in the network device 300 may be communicatively coupled to an input/output interface 222. - In operation, the
network device 200 may communicate with a remote partner via thelink 112. For example, for 10 Gbps Ethernet, thenetwork device 200 may transmit data to and receive data from a remote partner via thephysical channels network device 200 to transmit, then it may transmit IDLE symbols to keep itself and/or the remote partner “trained”. In this manner, power consumption of a network may be largely independent of the amount of actual data being transmitted over the network. Accordingly, controlling the data rate limit on thelink 112 may enable thenetwork devices 200 to transmit fewer IDLE symbols and thus communicate in a more energy efficient manner. - The
network device 200 may disable, or put into a low(er) power state, one or more of the physical channels 224, when those one or more physical channels are not required to meet current and/or future demand of the link. In this manner, transmitters 214, receivers 220,hybrids 226, and/or portions of the multi-rate capable PHY block 212 associated with the unused physical channels may be disabled. A channel in a low(er) power state a may operate in one or more ways. For example, one or more channels may convey little or no data, may be silent, may convey IDLE symbols and/or convey other energy. In some instances, all channels of a link may be placed into a low(er) power state. Furthermore, thePHY device 202 as well as theMAC controller 204 may be put to sleep. - The
PHY device 202 and/or one or more components implementing the layers above the PHY layer may be placed in a low power idle mode (LPI) wherein thePHY device 202 and/or higher layer components may be powered down during idle periods. During power down, thePHY device 202 may maintain various coefficients, for example, adaptive filter and/or block coefficients and may maintain synchronization to allow for a more rapid return to an active state. In addition, during LPI mode, a portion of the receiver circuitry may be turned off. In asymmetric systems, devices that handle one direction of communication may be in a quiet state independent of devices that handle communication in an opposite direction. In synchronous systems, both directions of a PHY device may enter and/or leave a quiet state together. Although a PHY device may operate in a synchronous mode, OSI layers above the PHY may operate in an asymmetric mode. - In various embodiments of the invention, a low(er) power state may be enabled wherein channels of a link may remain active and a data rate limit on each of the channels may be controlled by adjusting a signal constellation, PAM levels, an IFG, and/or a symbol rate.
-
FIG. 3 is a block diagram illustrating an exemplary PHY device that is enabled to implement energy efficient networking, in accordance with an embodiment of the invention. Referring toFIG. 3 , there is shown a block for layers above theMAC layer 306, theMAC 204 and thePHY device 202. ThePHY device 202 may comprise a physical coding sub-layer (PCS), physical media attachment (PMA) and/or physical media dependent (PMD)module 308 and an optional control policy assistmodule 314. The PCS, PMA andPMD module 308 may comprise a FIFO and/orbuffer module 310 and a hardware, firmware and/orsoftware module 312. - The
MAC 204 and thePHY 202 are described with respect toFIG. 1 andFIG. 2 . The layers above theMAC layer 306 are OSI layers that may comprise thehost 206 layer and/or theinterfaces FIG. 1 andFIG. 2 , for example. - The
PHY device 202 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to improve energy efficiency for one or more PHY interfaces. In this regard, thePHY 202 may be operable to implement an energy efficient network (EEN) control policy that may comprise lowering power levels during periods of little or no data traffic. For example, a PHY may be operable to enter a low power idle mode (LPI) and/or may lower its data rate to reduce power consumption. Management of the EEN control policy implementation and/or decisions regarding when to enter and/or exit a low(er) power mode may originate from various parts of the system. Management of the control policy implementation may comprise approximating and/or monitoring transmit and/or receive traffic and/or determining when to enter and/or exit low(er) power modes. In addition, the EEN control policy may take into consideration latency constraints for various types of traffic for determining wake and/or sleep periods. Latency may be introduced while a PHY and/or a MAC controller transition from a period of low(er) power or a sleep period to a period of operation at a higher power. For example, in instances when latency is not tolerable, a series of traffic bursts may be buffered for an acceptable amount of time before waking thePHY device 202 and/orMAC controller 204 for delivery of the accumulated traffic bursts. - In various embodiments of the invention, the
PHY device 202 may be operable to receive control policy management signals indicating when to go into a reduced power mode and/or when to exit the reduced power mode. The signals may be received from one or more layers above the PHY layer, for example. The signals may be embedded in an EEN control packet, for example, a “magic” packet, or may be communicated during an inter-packet gap and/or within a packet preamble for example. In addition, the signals may be received from a link partner. In other embodiments of the invention, thePHY device 202 may comprise the control policy and/or may control and/or originate the EEN control policy operations. - The
PHY device 202 may comprise the PCS, PMA and/orPMD module 308 which may comprise suitable logic, circuitry, interfaces and/or code that may be operable to perform one or more of physical encoding and/or decoding, PMA framing and transmitter and/or receiver operations. In addition, thePHY device 202 may comprise the hardware, firmware and/orsoftware module 312 that may be operable to implement a control policy within thePHY device 202. For example, the hardware, firmware and/orsoftware module 312 may be operable to monitor and/or parse control signals and/or packets received by thePHY device 202 that may comprise information about entering and/or exiting a low(er) power mode and/or about buffering packets. - In various embodiments of the invention, the
PHY device 202 may comprise the FIFO and/orbuffers 310 that may comprise suitable logic, circuitry, interfaces and/or code that may be operable to store packets and/or frames prior to transmission. For example, in instances when thePHY device 202 is waking-up from a low(er) power mode, packets may be received from higher layers while thePHY device 202 may need time to transition to an operational state. ThePHY device 202 may store packets in the FIFO and/or buffer 310 until thePHY 202 is able to transmit them across the link. Similarly, a PHY within a link partner may also need to wake up and thus data may be buffered long enough for the PHYs in both link partners to exit LPI mode. In various embodiments of the invention, theMAC controller 204 may buffer packets. - The optional control policy assist
module 314 may comprise suitable logic, circuitry, interfaces and/or code that may be operable assist in implementation of the EEN control policy within thePHY device 202. For example, the optional control policy assistmodule 314 may determine when to buffer packets and when to transmit and/or to receive. For example, the optional control policy assistmodule 314 may comprise timing and/or other parameters for the length of a sleep or wake cycle. In addition, the control policy assist module may send and/or receive EEN control information to and/or from a link partner. For example, the optional control policy assistmodule 314 may determine that a request for entering an LPI mode or a notification of entering an LPI mode should be sent to a link partner. In addition, the optional control policy assistmodule 314 may receive a request or notification from a link partner for entering into or exiting an LPI mode. - In operation, implementation and/or management of the EEN control policy may occur in various parts of the
system 100. For example, the control policy may be managed by the layers above theMAC layer 306 and may be communicated to thePHY 202. In this regard, the layers above theMAC layer 306 may comprise suitable logic, circuitry, interfaces and/or code to monitor hardware, firmware, software and/or one or more buses to determine when a low(er) power mode of operation may be sufficient to handle traffic flowing through thesystem 100. Signals that may assert a low(er) power mode for thePHY device 202 may be communicated from the layers above theMAC layer 306. - Management of the EEN protocols and/or techniques may be based, for example, on management signals of an MDIO interface to the MAC. For example, the MDIO interface may configure thresholds such as how long the
PHY device 202 should stay in a low(er) power mode after entering the low(er) power mode, how long a buffer should be empty before going into a low(er) power mode, and how full a buffer should be before waking up from a low(er) power mode. The MDIO interface may also be utilized to configure parameters pertaining to a link partner. Exemplary parameters comprise how long the link partner takes to wake up and how much buffering is available in the link partner's buffers. The MDIO interface may enable configuration of the control policy by a system designer or administrator. - In various exemplary embodiments of the invention, EEN control signals may by-pass the
MAC controller 204 or thePHY device 202 may control implementation of the EEN control policy rather than the higher layers. In this manner, an EEN control policy may be implemented without a costly modification to theMAC controller 204. In this regard, thePHY device 202 may be integrated or may be a pluggable transceiver module such as a SFP, SFP+, XenPak or X2, for example. -
FIG. 4 is a block diagram illustrating an exemplary XGMII extender that is capable of energy efficient modes of operation, in accordance with an embodiment of the invention. Referring toFIG. 4 , there is shown, aMAC 412, anXGXS 414, anXGXS 416, aPHY 418, anXGMII extender 420 andXGMII interfaces - The
PHY 418 may be similar or substantially the same as thePHY device 202 described, for example, with respect toFIG. 1 ,FIG. 2 andFIG. 3 . TheMAC 412 may be similar or substantially the same as theMAC controller 204 described with respect to, for example,FIG. 1 ,FIG. 2 andFIG. 3 . - The XGMII interfaces 422 and/or 424 may be similar or substantially the same as the interfaces 114 and 203 described with respect to
FIG. 1 ,FIG. 2 andFIG. 3 , for example. The XGMII interfaces 422 and/or 424 may comprise suitable logic, circuitry and/or code that may be operable to communicate via parallel pins and/or traces between the MAC 404 andXGXS 414 and/or between theXGXS 416 and thePHY 418. In one embodiment of the invention, the XGMII may comprise a 10 Gbps media independent interface. - The
XGXS modules 414 and/or 416 may each comprise suitable logic circuitry, interfaces and/or code that may be operable to communicate via a reduced number of lanes and/or over greater distances. In various embodiments of the invention, theXGXS modules 414 and/or 416 may be operable to convert parallel data received via the XGMII interfaces 422 and/or 424 respectively into a serial, self clocked data stream. TheXGMII extender 420 may support chip to chip communication via traces on a circuit board. TheXGMII extender 420 may comprise suitable logic circuitry and/or code to extend the distance between theMAC 412 and thePHY 418 relative to a distance that an XGMII interface may be capable of achieving. In various embodiments of the invention, theXGMII extender 420 may comprise a XAUI interface that may be operable to map the XGMII parallel data to four transmit and receive lanes wherein each lane may be operable to transmit at 3.125 Gbps based on 8B10B encoding. In other embodiments of the invention, theXGMII extender 420 may comprise a XFI interface that may be operable to map the XGMII parallel data to single lane that may be operable to run at 10.3125 Gbps based on 64B66B encoding for example. - In operation, one or more of the interfaces between the
MAC 412 and thePHY 418 comprising theXGXS 414, theXGXS 416, theXGMII extender 420 and/or the XGMII interfaces 422 and 424 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to operate in a low(er) power mode according to a energy efficient network control policy. In this regard, the control policy may be managed and/or implemented in an OSI layer above the MAC layer implemented in theMAC 412 and/or may be implemented in thePHY 418 layer. In this regard, the one or more interfaces between theMAC 412 and thePHY 418 may be operable to receive control policy management signals indicating when to go into a reduced power mode and/or when to exit the reduced power mode. -
FIG. 5A is a block diagram illustrating an exemplary backplane PHY that is capable of energy efficient modes of operation, in accordance with an embodiment of the invention. Referring toFIG. 5A , there is shown, asupervisor 502 that may comprise amemory 506,switch chip 510, aMAC 512 and aback plane PHY 514. In addition, there is shown aline card 504 that may comprise abackplane PHY 518, aMAC 520,packet processing 524, amemory 526, aMAC 528 and aPHY 522. There is also shown abackplane 516 and alink 524. - The
link 524 may be similar to or substantially the same as thelink 112 described with respect toFIG. 1 , for example. TheMAC 512 and theMAC 520 may be similar and/or substantially the same as the MAC 108 and/or theMAC 208 described with respect toFIG. 1 ,FIG. 2 andFIG. 3 , for example. ThePHY 522, thebackplane PHY 514 and/or thebackplane PHY 518 may be similar and/or substantially the same as the PHY device 110 and/or 202 described with respect toFIG. 1 ,FIG. 2 andFIG. 3 , for example. - The
backplane 516 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to handle communication among a plurality of circuit boards that may be connected to the backplane. In this regard, thebackplane 516 may be operable to support communication between thebackplane PHY 514 and thebackplane PHY 518 based on 10GBASE-KR, 10GBASE-KX4 and/or 1GBASE-KX Ethernet standards, for example. The 10GBASE-KR and/or 10G BASE-KX4 versions of backplane Ethernet may be implemented with or without forward error control (FEC). Exemplary applications for thebackplane 516 may comprise switches, routers and blade servers. - The
supervisor 502 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to manage communication among one or more line cards such as theline card 504 that may be connected to thebackplane 516. Thesupervisor 502 may comprise theswitch chip 510. Theswitch chip 510 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to interconnect network nodes via the one or more line cards communicatively coupled to thebackplane 516, such as theline card 504. Theswitch chip 510 may provide Open Systems Interconnect (OSI) layer 2 and above operability. Theswitch chip 510 may comprise theMAC 512. - The
MAC 512 may comprise suitable logic, circuitry, interfaces and/or code that may enable handling of data link layer, layer 2, operability and/or functionality in theswitch chip 510. TheMAC 512 may be operable to communicate with thebackplane PHY 514 via any suitable interface, for example a GMII, an XGMII and/or an extended XGMI for example. - The
backplane PHY 514 and thebackplane PHY 518 in theline card 504 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to communicate via thebackplane 516 in accordance with one or more standard rates such as 10 Gbps, 1 Gbps and/or at non-standard rates such as 2.5 Gbps and 5 Gbps. For example, thebackplane PHY 514 and/or thebackplane PHY 518 may be operable to communicate based on 10GBASE-KX4, 1GBASE-KX and/or 10GBASE-KR Ethernet standards. - The
line card 504 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to provide an interface between theexternal link 524 and thebackplane 516. Theline card 504 may be a swappable module that may be upgradable. Theline card 504 may comprise thebackplane PHY 518 that may communicate via thebackplane 516 with thebackplane PHY 514 in thesupervisor 502. In addition, theline card 504 may comprise thePHY 522 that may communicate with other network nodes via theexternal link 524. TheMAC 520 and theMAC 528 may be operable to implement OSI layer 2 and above operability in theline card 504 and may communicate with thebackplane PHY 518 and thePHY 522. The packet processing module may handle OSI layer 3 and/or higher layer processing. Thememory 526 may be operable to buffer packet data. - The
backplane PHY 514 and/or thebackplane PHY 516 may comprise suitable logic, circuitry, interfaces and/or code to implement energy efficient network (EEN) control policies. In this regard, thebackplane PHYs 514 and/or 516 may be adapted to operate in a low(er) power mode. For example, low power idle and/or sub-rating, for example, and may be operable to transition from a low power idle mode to a high(er) power mode of operation and/or vice versa. - In operation, the
backplane PHYs 514 and/or 518 and one or more other portions of thesupervisor 502 and/or theline card 504 may be operable to transition between a low(er) power mode and a higher power mode and vice versa based on an EEN control policy. Traffic communicated across thebackplane 516 may be monitored and/or future traffic may known or estimated. It may be determined according to the control policy that thebackplane PHYs 514 and/or 518 may be placed in a low(er) power mode or in a high(er) power mode based on pending, current, and/or future traffic. In this manner energy consumption may be reduced in thebackplane PHYs 514 and/or 518. - The control policy may be managed in the
supervisor 502 and/or in theline card 504. For example, one or more of thebackplane PHYs supervisor 502 and/or theline card 504 according to the control policy. In other embodiments of the invention, the control policy may be managed by layers above the PHY layer, for example, in thepacket processor 524. In this regard, EEN control policy signals that assert or enable a particular mode of operation may be communicated to one or more of thebackplane PHYs backplane PHYs supervisor 502 and/or theline card 504 are transition between different modes of operation. -
FIG. 5B is a block diagram illustrating an exemplary implementation of cascading energy efficient mode over a plurality of interfaces in a communication path, in accordance with an embodiment of the invention. Referring toFIG. 5B there is shown thesupervisor 502 that may comprise thememory 506, theswitch chip 510, theMAC 512 and theback plane PHY 514. In addition, there is shown theline card 504 that may comprise thebackplane PHY 518, theMAC 520, thepacket processor 524, thememory 526, theMAC 528 and thePHY 522. There is also shown thebackplane 516, thelink 524 and theXGMII extender 420. - The
supervisor 502, thememory 506, theswitch chip 510, theMAC 512, theback plane PHY 514 theline card 504, thebackplane PHY 518, theMAC 520, thepacket processor 524, thememory 526, theMAC 528 and thePHY 522, thebackplane 516 and thelink 524 are described with respect toFIG. 5A . TheXGMII extender 420 is described with respect toFIG. 4A . - The
XGMII extender 420 may provide an interface between theMAC 528 and thePHY 522. In this regard, theXGMII extender 420 may be a serial or parallel interface and may be part of an IEEE standard or may be a proprietary interface, for example. For example, theXGMII extender 420 may be a XAUI or a XFI interface. In various embodiments of the invention, theMAC 528 and thePHY 522 may be implemented on different pieces of silicon. Moreover, interfaces between other layer devices may be implemented on different pieces of silicon. For example, an interface between theswitch chip 510 and theMAC 512 and/or an interface between thePHY 514 and theMAC 512 may be implemented over a plurality of silicon chips. - In operation, communication may be established with a link partner via the
PHY device 222 and thelink 524. Packets may be communicated and/or processed via a communication path comprising one or more devices and/or interfaces within theline card 504, thebackplane 516 and thesupervisor 502. For example packets may be communicated and/or processed along a communication path comprising thePHY 522, theXGMII extender 420, theMAC 528, thepacket processor 524, theMAC 520, thebackplane PHY 518, theback plane PHY 516,backplane PHY 514, theMAC 512, theswitch 510 and thememory 506. In instances when there is little or no packet data for communication, a power level mode of operation, for example, a low(er) power level mode of operation, may be determined for one or more devices and/or interfaces within the communication path. - In various embodiments of the invention, the determined power level mode may be configured within the one or more devices and/or interfaces along the communication path at one time instant and/or at different time instants. For example, configuration of devices and/or interfaces for lower power mode may be cascaded in succession along the communication path as devices and/or interfaces finish processing and/or communicating packets. In an exemplary embodiment of the invention, the
PHY 522, theXGMII extender 422 and theMAC 528 may be transitioned to a low(er) power mode of operation and thebackplane PHY 518, thebackplane 516 and thebackplane PHY 514 may subsequently be placed in a lower power mode of operation. Although a linecard and switch architecture are shown inFIG. 5A andFIG. 5B , the invention is not so limited and may comprise other network devices. For example, an exemplary embodiment of the invention may comprise one or more devices of a computer, a router, an aggregation switch, a blade server and a data center switch. -
FIG. 6 is a block diagram illustrating an exemplary direct attached copper interface that is capable of energy efficient modes of operation, in accordance with an embodiment of the invention. Referring toFIG. 6 , there is shown aMAC 604, aPHY 602, a physical coding sub-layer (PCS) 608, aconnector 610 andcopper link 612. - The
MAC 604 may be similar and/or substantially the same as the MAC 108 and/or theMAC 208 described with respect toFIG. 1 ,FIG. 2 andFIG. 3 , for example. ThePHY 602 may be similar and/or substantially the same as thePHY devices FIG. 1 ,FIG. 2 ,FIG. 3 ,FIG. 4 and/orFIG. 5 for example. - The
PHY 602 may comprise suitable logic, circuitry, interfaces and/or code that may be operable to transmit and/or receive data via a direct attach copper interface and/or a copper medium, for example, thecopper link 612. TheMAC 604 may send data to thePHY 602 that may be formatted according to a suitable protocol, for example, InfiniBand or QLogic protocol. ThePHY 602 may transmit and/or receive serial data via theconnector 610. Theconnector 610 may be an InfiniBand connector. In this regard, the serial data may be transmitted via theconnector 610 in low voltage differential signaling via four duplex copper wires in thecopper link 612. In various embodiments of the invention, data may be transmitted by thePHY 602 at transfer rates of 2.5 Gbps, 5 Gbps, 10 Gbps, for example. - In various embodiments of the invention the
PHY 602 may be operable to transmit and/or receive data via thecopper link 612 based on 10GBASE-CX4 specifications. In this regard, theconnector 610 may comprise a Multi-source Agreement (MSA) module to provide the connectivity to thecopper link 612. ThePCS 608 may manage and/or synchronize data flowing among four lanes within thecopper link 612 according to 802.3ae Clause 48 protocol. - In operation, the
PHY 602 may be operable to transition between a low(er) power level and a higher power level according to an EEN control policy. ThePHY 602 may administer the control policy and/or may communicate control signals to layers above the PHY layer and/or to link partners. In various embodiments of the invention, thePHY 602 may receive control policy management signals indicating when to go into a reduced power mode and/or when to exit the reduced power mode. The signals may be received from one or more layers above the PHY layer, for example, theMAC layer 604 or layers above theMAC 306 described with respect toFIG. 3 . In this regard, the control signals may be embedded in an EEN control packet, may comprise a “magic” packet, may be communicated during an inter-packet gap and/or may be communicated within a packet preamble, for example. In addition, the signals may be received from a link partner. ThePHY 602 may be part of a communication path wherein a reduced power mode may be implemented in thePHY 602 as well as other interfaces along the communication path. -
FIG. 7 is a flow chart illustrating exemplary steps for implementing an energy efficient network control policy in a plurality of interfaces of a communication path, in accordance with an embodiment of the invention. The exemplary steps may begin withstart step 710. Instep 712, communication may be established via one or more interfaces in a communication path that may comprise two link partners. For example, the interfaces may operate between the two link partners such as via the PHY to PHY direct attachcopper interface 602 and/or between two PHYs via a backplane such as between thePHY device 514 and/or thePHY device 518. Moreover, the interfaces may operate between a MAC and a PHY, for example, the interfaces may comprise a XAUI or XFI interface. Instep 714, a control policy that may be administered by one or both link partners may be utilized to determine that a change in power level is appropriate. For example, a low level of traffic may be detected by one or both of the link partners that may indicate an opportunity to reduce energy consumption. Instep 716, one or more of the interfaces within the communication path, for example, one or more MAC to PHY interfaces and/or PHY to PHY interfaces may enter and/or exit a low(er) power mode of operation according to the EEN control policy. Step 718 may be an end of exemplary steps. - In an embodiment of the invention, one or more of a plurality of network devices for example, the
MAC 412 and thePHY 418, thePHY 514 and thePHY 518, theMAC 528 and thePHY 522 and/or thePHY 602 and a link partner may be communicatively coupled via one or more interfaces. In this regard, one or more of a plurality of network devices may be communicatively coupled via one or more serial and/or parallel interfaces. One or more circuits within the network devices may determine a power level mode of operation for the one or more interfaces according to an energy efficient network communication control policy. The one or more circuits may configure the interfaces for the determined power level mode. In this regard, configuration in various interfaces may occur at one time instant or configuration may be cascaded sequentially through a plurality of interfaces. - The plurality of network devices may comprise a physical layer device (PHY), a media access controller (MAC) and/or higher layer devices. The one or more interfaces may comprise a
XGMII extender 420, for example, a XAUI and/or a XFI device. Moreover, the one or more interfaces may comprise aback plane PHY 514 and/or 518, for example, a 10GBASE-KR, a 10GBASE-KX4 and/or a 1GBASE-KX backplane PHY. Thebackplane PHY 514 and/or 518 may perform forward error control (FEC). The one or more interfaces may comprise a direct attach copper PHY, for example, SFP+and/or may comprise InfiniBand and/or 10GBASE-CX4. Furthermore, the one or more interfaces may comprise a pluggable transceiver module that may comprise a direct attached copper PHY, for example. Energy efficient network control data may be communicated to and/or from one or more of the plurality of network devices. The one or more plurality of network devices may enter or exit a lower power mode of operation based on the communicated energy efficient network control data. In some instances, one or more of the plurality of network devices may buffer packets pending transmission by the interfaces while the interfaces, for example, theconnector 610 and/or other components transition to the determined power level mode of operation. - Another embodiment of the invention may provide a machine and/or computer readable storage and/or medium, having stored thereon, a machine code and/or a computer program having at least one code section executable by a machine and/or a computer, thereby causing the machine and/or computer to perform the steps as described herein for a method and system for energy efficient communication among one or more interfaces in a communication.
- Accordingly, the present invention may be realized in hardware, software, or a combination of hardware and software. The present invention may be realized in a centralized fashion in at least one computer system or in a distributed fashion where different elements are spread across several interconnected computer systems. Any kind of computer system or other apparatus adapted for carrying out the methods described herein is suited. A typical combination of hardware and software may be a general-purpose computer system with a computer program that, when being loaded and executed, controls the computer system such that it carries out the methods described herein.
- The present invention may also be embedded in a computer program product, which comprises all the features enabling the implementation of the methods described herein, and which when loaded in a computer system is able to carry out these methods. Computer program in the present context means any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or both of the following: a) conversion to another language, code or notation; b) reproduction in a different material form.
- While the present invention has been described with reference to certain embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the present invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the present invention without departing from its scope. Therefore, it is intended that the present invention not be limited to the particular embodiment disclosed, but that the present invention will include all embodiments falling within the scope of the appended claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/690,977 US20130111240A1 (en) | 2008-11-05 | 2012-11-30 | Method And System For Energy Efficient Communication Among One Or More Interfaces In A Communication Path |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11165308P | 2008-11-05 | 2008-11-05 | |
US12/478,320 US8356190B2 (en) | 2008-11-05 | 2009-06-04 | Method and system for energy efficient communication among one or more interfaces in a communication path |
US13/690,977 US20130111240A1 (en) | 2008-11-05 | 2012-11-30 | Method And System For Energy Efficient Communication Among One Or More Interfaces In A Communication Path |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/478,320 Continuation US8356190B2 (en) | 2008-11-05 | 2009-06-04 | Method and system for energy efficient communication among one or more interfaces in a communication path |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130111240A1 true US20130111240A1 (en) | 2013-05-02 |
Family
ID=42131331
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/470,785 Active 2032-04-16 US9323311B2 (en) | 2006-06-22 | 2009-05-22 | Method and system for packet based signaling between A Mac and A PHY to manage energy efficient network devices and/or protocols |
US12/471,861 Active 2030-01-13 US8259716B2 (en) | 2008-11-05 | 2009-05-26 | Method and system for physical signaling between a higher layer and a PHY to manage energy efficient network devices and/or protocols |
US12/474,557 Abandoned US20100115316A1 (en) | 2008-11-05 | 2009-05-29 | Method and system for managing energy efficiency of a network link via pluggable transceiver modules in an energy efficient network device |
US12/477,391 Active 2030-07-09 US8195964B2 (en) | 2008-11-05 | 2009-06-03 | Method and system for energy efficient networking via packet inspection |
US12/478,320 Active 2030-07-01 US8356190B2 (en) | 2008-11-05 | 2009-06-04 | Method and system for energy efficient communication among one or more interfaces in a communication path |
US13/690,977 Abandoned US20130111240A1 (en) | 2008-11-05 | 2012-11-30 | Method And System For Energy Efficient Communication Among One Or More Interfaces In A Communication Path |
Family Applications Before (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/470,785 Active 2032-04-16 US9323311B2 (en) | 2006-06-22 | 2009-05-22 | Method and system for packet based signaling between A Mac and A PHY to manage energy efficient network devices and/or protocols |
US12/471,861 Active 2030-01-13 US8259716B2 (en) | 2008-11-05 | 2009-05-26 | Method and system for physical signaling between a higher layer and a PHY to manage energy efficient network devices and/or protocols |
US12/474,557 Abandoned US20100115316A1 (en) | 2008-11-05 | 2009-05-29 | Method and system for managing energy efficiency of a network link via pluggable transceiver modules in an energy efficient network device |
US12/477,391 Active 2030-07-09 US8195964B2 (en) | 2008-11-05 | 2009-06-03 | Method and system for energy efficient networking via packet inspection |
US12/478,320 Active 2030-07-01 US8356190B2 (en) | 2008-11-05 | 2009-06-04 | Method and system for energy efficient communication among one or more interfaces in a communication path |
Country Status (1)
Country | Link |
---|---|
US (6) | US9323311B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130287409A1 (en) * | 2010-06-30 | 2013-10-31 | Netlogic Microsystems, Inc. | Systems, Circuits and Methods for Filtering Signals to Compensate for Channel Effects |
US10966360B2 (en) | 2018-09-12 | 2021-03-30 | Samsung Electronics Co., Ltd. | Apparatus for combining printed circuit boards |
Families Citing this family (112)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9337948B2 (en) | 2003-06-10 | 2016-05-10 | Alexander I. Soto | System and method for performing high-speed communications over fiber optical networks |
US9323311B2 (en) * | 2006-06-22 | 2016-04-26 | Broadcom Corporation | Method and system for packet based signaling between A Mac and A PHY to manage energy efficient network devices and/or protocols |
US8854986B1 (en) | 2007-03-12 | 2014-10-07 | Aquantia Corporation | Energy efficiency ethernet (EEE) with 10GBASE-T structures |
US8434125B2 (en) * | 2008-03-05 | 2013-04-30 | The Boeing Company | Distributed security architecture |
US20100153550A1 (en) * | 2008-12-15 | 2010-06-17 | Broadcom Corporation | Pluggable device that enables an addition of security functionality in a network |
US9118728B2 (en) * | 2009-03-04 | 2015-08-25 | Broadcom Corporation | Method and system for determining physical layer traversal time |
US20100312909A1 (en) * | 2009-06-08 | 2010-12-09 | Wael William Diab | Method and system for traffic based decisions for energy efficient networking |
US8954768B2 (en) * | 2009-06-12 | 2015-02-10 | International Business Machines Corporation | Storage system power management |
US8347121B2 (en) * | 2009-07-31 | 2013-01-01 | Broadcom Corporation | System and method for adjusting an energy efficient ethernet control policy using measured power savings |
US9923995B1 (en) | 2010-02-27 | 2018-03-20 | Sitting Man, Llc | Methods, systems, and computer program products for sharing information for detecting an idle TCP connection |
US8601297B1 (en) | 2010-06-18 | 2013-12-03 | Google Inc. | Systems and methods for energy proportional multiprocessor networks |
FR2964282A1 (en) * | 2010-08-30 | 2012-03-02 | France Telecom | Configuration method, involves determining access control parameters relative to removable modules from information, where parameters are applied by access control units of interface circuit |
US8842574B2 (en) * | 2010-11-19 | 2014-09-23 | Marvell Israel (M.I.S.L) Ltd. | Energy efficient networking |
TWI486024B (en) * | 2010-11-25 | 2015-05-21 | Realtek Semiconductor Corp | Power saving mechanism and mis-wake up prevention of controlling circuit and method thereof |
WO2012084064A1 (en) * | 2010-12-24 | 2012-06-28 | Telefonaktiebolaget Lm Ericsson (Publ) | A network node having a power saving mode |
US8615587B2 (en) | 2011-01-11 | 2013-12-24 | International Business Machines Corporation | Power management in link aggregation for data transmission |
US8578222B2 (en) | 2011-02-17 | 2013-11-05 | Qualcomm Incorporated | SerDes power throttling as a function of detected error rate |
US8713237B2 (en) * | 2011-03-29 | 2014-04-29 | Cisco Technology, Inc. | X2 10GBASE-T transceiver with 1 Gigabit side-band support |
US8635389B2 (en) * | 2011-05-24 | 2014-01-21 | Hewlett-Packard Development Company, L.P. | Variable depth buffer |
US9319348B2 (en) | 2011-05-24 | 2016-04-19 | Cisco Technology, Inc. | Octal serial gigabit media-independent interface |
JP5772240B2 (en) * | 2011-06-01 | 2015-09-02 | 株式会社リコー | Communication apparatus and communication method |
US8656195B2 (en) * | 2011-08-30 | 2014-02-18 | Hewlett-Packard Development Company, L.P. | Energy efficient ethernet control |
US8856570B2 (en) * | 2011-08-31 | 2014-10-07 | Broadcom Corporation | Energy efficiency ethernet with low power active idle transmission mode |
US8804798B2 (en) | 2011-09-16 | 2014-08-12 | Aquantia Corporation | Transceiver spectrum control for cross-talk mitigation |
CN102347881A (en) * | 2011-09-30 | 2012-02-08 | 华为技术有限公司 | Method and device for restoring unicast forwarding business flow during Ethernet ring failover |
US10892880B1 (en) * | 2011-10-07 | 2021-01-12 | Marvell Asia Pte., LTD | Method and apparatus for asymmetric ethernet |
US9787463B2 (en) * | 2011-10-14 | 2017-10-10 | Maxlinear, Inc. | Method and system for server-side message handling in a low-power wide area network |
TWI474638B (en) * | 2011-11-08 | 2015-02-21 | Realtek Semiconductor Corp | Network apparatus and method for eliminating interference between transport ports thereof |
US10534606B2 (en) | 2011-12-08 | 2020-01-14 | Oracle International Corporation | Run-length encoding decompression |
CN103199892B (en) * | 2012-01-05 | 2016-09-07 | 瑞昱半导体股份有限公司 | Eliminate network equipment and the method for interference among transmitting ports |
US9113237B2 (en) * | 2012-02-03 | 2015-08-18 | Broadcom Corporation | Systems and methods for ethernet passive optical network over coaxial (EPOC) power saving modes |
US9552040B2 (en) | 2012-03-05 | 2017-01-24 | Qualcomm Incorporated | Low power idle signaling for gigabit media independent interfaces operating in legacy modes |
US9130695B1 (en) | 2012-03-06 | 2015-09-08 | Aquantia Corp. | Adaptive rate control of 10GBASE-T data transport system |
US20140010541A1 (en) * | 2012-07-06 | 2014-01-09 | Broadcom Corporation | Energy Efficient Ethernet Power Management Via SIEPON Protocol |
EP2713558B1 (en) * | 2012-07-16 | 2015-03-11 | ELMOS Semiconductor AG | Method for operating a transceiver of a bus participant connected to a data bus |
US8891561B2 (en) * | 2012-07-16 | 2014-11-18 | Broadcom Corporation | 50 Gb/s ethernet using serializer/deserializer lanes |
US9634800B1 (en) | 2012-08-13 | 2017-04-25 | Aquantia Corp. | Sub-rate codes within the 10GBASE-T frame structure |
US9485335B1 (en) | 2012-08-13 | 2016-11-01 | Aquantia Corp. | Sub-rate codes within the 10GBASE-T frame structure |
US10110367B2 (en) * | 2012-08-21 | 2018-10-23 | Artesyn Embedded Computing, Inc. | High precision timer in CPU cluster |
FR2996092B1 (en) * | 2012-09-21 | 2014-10-31 | Thales Sa | INFORMATION TRANSMISSION NETWORK AND CORRESPONDING FUNCTIONAL NODE |
JP6192284B2 (en) * | 2012-10-15 | 2017-09-06 | キヤノン株式会社 | COMMUNICATION DEVICE AND ITS CONTROL METHOD |
US9356699B2 (en) * | 2012-10-23 | 2016-05-31 | Broadcom Corporation | Dynamic readjustment of energy efficient network control policy parameters in an optical network unit based on a SIEPON protocol |
US9001872B1 (en) | 2012-11-07 | 2015-04-07 | Aquantia Corp. | Flexible data transmission scheme adaptive to communication channel quality |
US9363039B1 (en) | 2012-11-07 | 2016-06-07 | Aquantia Corp. | Flexible data transmission scheme adaptive to communication channel quality |
TWI500292B (en) * | 2012-11-08 | 2015-09-11 | Realtek Semiconductor Corp | Energy efficient network communication device and method |
EP2736242B1 (en) * | 2012-11-22 | 2019-03-06 | Lantiq Beteiligungs-GmbH & Co.KG | Optimizing power consumption in a communication system |
EP2936766A4 (en) * | 2012-12-20 | 2016-07-27 | Qualcomm Inc | Apparatus and method for encoding mdio into sgmii transmissions |
US9425984B2 (en) * | 2012-12-24 | 2016-08-23 | Broadcom Corporation | System and method for using energy efficient ethernet to control energy efficiencies in lower layers |
US9052900B2 (en) | 2013-01-29 | 2015-06-09 | Oracle International Corporation | Serdes fast retrain method upon exiting power saving mode |
US9354884B2 (en) * | 2013-03-13 | 2016-05-31 | International Business Machines Corporation | Processor with hybrid pipeline capable of operating in out-of-order and in-order modes |
EP2979415B1 (en) * | 2013-03-27 | 2017-05-10 | Nokia Solutions and Networks Oy | Secured network architecture |
US9509565B2 (en) * | 2013-03-29 | 2016-11-29 | Telefonaktiebolaget L M Ericsson (Publ) | Energy efficiency in software defined networks |
US11113054B2 (en) | 2013-09-10 | 2021-09-07 | Oracle International Corporation | Efficient hardware instructions for single instruction multiple data processors: fast fixed-length value compression |
US20150078404A1 (en) * | 2013-09-11 | 2015-03-19 | Broadcom Corporation | System, Method and Apparatus for Time-Sensitive Energy Efficient Networks |
US9395795B2 (en) | 2013-09-20 | 2016-07-19 | Apple Inc. | System power management using communication bus protocols |
US9544237B1 (en) * | 2013-10-23 | 2017-01-10 | Marvell International Ltd. | Method and apparatus for inserting idle bytes in a data stream |
US9766689B2 (en) | 2013-12-24 | 2017-09-19 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Effective power management for pluggable transceiver receiving hardware in network switching systems |
EP3100416B1 (en) * | 2014-01-29 | 2019-10-16 | Hewlett-Packard Enterprise Development LP | Managing a number of ethernet links |
US9419905B2 (en) | 2014-04-04 | 2016-08-16 | International Business Machines Corporation | Data streaming scheduler for dual chipset architectures that includes a high performance chipset and a low performance chipset |
EP2940926B1 (en) | 2014-04-28 | 2017-01-25 | Siemens Aktiengesellschaft | Method for configuring a communication device within an industrial automation system and distribution unit for a configuration server of an industrial communication network |
KR102151178B1 (en) * | 2014-05-19 | 2020-09-02 | 삼성전자 주식회사 | Serial communication apparatus and method thereof |
US9225423B1 (en) * | 2014-07-15 | 2015-12-29 | Corning Optical Communications LLC | Optical engines and optical cable assemblies capable of low-speed and high-speed optical communication |
US10440424B2 (en) * | 2014-10-17 | 2019-10-08 | Sony Corporation | Transmission apparatus, transmission method, reception apparatus, and reception method |
US9826272B2 (en) * | 2014-10-20 | 2017-11-21 | Echostar Technologies L.L.C. | Remote mode selection for a set-top box |
US9891964B2 (en) | 2014-11-19 | 2018-02-13 | International Business Machines Corporation | Network traffic processing |
US10999124B1 (en) | 2014-12-05 | 2021-05-04 | Marvell Asia Pte, Ltd. | Rapid rate adaptation in NBASE-T ethernet |
US20160187958A1 (en) * | 2014-12-24 | 2016-06-30 | Intel Corporation | Techniques for managing power and performance for a networking device |
US9774420B1 (en) | 2015-01-13 | 2017-09-26 | Aquantia Corp. | Reed-solomon coding for 40GBASE-T ethernet |
US10069521B1 (en) | 2015-01-29 | 2018-09-04 | Aquantia Corp. | Intelligent power balancing for NBASE-T ethernet |
US9893756B1 (en) | 2015-03-06 | 2018-02-13 | Aquantia Corp. | Methods and apparatus to improve SNR for signaling across multi-channel cables |
US9853769B1 (en) | 2015-03-09 | 2017-12-26 | Aquantia Corporation | High-speed Ethernet coding |
KR20160146055A (en) * | 2015-06-11 | 2016-12-21 | 현대자동차주식회사 | Operating method of a communication node in automotive network |
EP3107266A1 (en) * | 2015-06-16 | 2016-12-21 | Saguna Networks Ltd. | Methods circuits devices systems and associated machine executable instructions for transporting packetized data across a cellular communications network |
US9606604B1 (en) * | 2015-11-25 | 2017-03-28 | Globalfoundries Inc. | Energy efficient high-speed link and method to maximize energy savings on the energy efficient high-speed link |
US10007634B2 (en) * | 2015-12-07 | 2018-06-26 | Intel Corporation | Method to enable intel mini-mezz open compute project (OCP) plug-and-play network phy cards |
TWI736559B (en) | 2015-12-23 | 2021-08-21 | 美商英特爾公司 | Controller to transmit data for components of a physical layer device |
US10599488B2 (en) | 2016-06-29 | 2020-03-24 | Oracle International Corporation | Multi-purpose events for notification and sequence control in multi-core processor systems |
CA3034896A1 (en) | 2016-08-30 | 2018-03-08 | Sean Iwasaki | Multi-functional circuity for communications networks and methods and devices utilizing same |
US10380058B2 (en) * | 2016-09-06 | 2019-08-13 | Oracle International Corporation | Processor core to coprocessor interface with FIFO semantics |
US10483707B2 (en) | 2016-09-09 | 2019-11-19 | Methode Electronics, Inc. | Pluggable module with coaxial connector interface |
US10284930B2 (en) * | 2016-09-28 | 2019-05-07 | Microsemi Frequency And Time Corporation | Low power techniques for small form-factor pluggable applications |
US10880001B2 (en) * | 2016-10-07 | 2020-12-29 | Cox Communications, Inc. | System, methods, and devices for distributed physical layer networks |
US10783102B2 (en) | 2016-10-11 | 2020-09-22 | Oracle International Corporation | Dynamically configurable high performance database-aware hash engine |
US10462059B2 (en) | 2016-10-19 | 2019-10-29 | Intel Corporation | Hash table entries insertion method and apparatus using virtual buckets |
US10459859B2 (en) | 2016-11-28 | 2019-10-29 | Oracle International Corporation | Multicast copy ring for database direct memory access filtering engine |
US10176114B2 (en) | 2016-11-28 | 2019-01-08 | Oracle International Corporation | Row identification number generation in database direct memory access engine |
US10725947B2 (en) | 2016-11-29 | 2020-07-28 | Oracle International Corporation | Bit vector gather row count calculation and handling in direct memory access engine |
GB2559328B (en) * | 2017-01-26 | 2020-10-14 | Jaguar Land Rover Ltd | Communication over a network |
WO2018145248A1 (en) * | 2017-02-07 | 2018-08-16 | 华为技术有限公司 | Data transmission method, terminal, and access network element |
CN108430095B (en) * | 2017-02-14 | 2021-06-01 | 深圳市中兴微电子技术有限公司 | Device and method for reducing power consumption of terminal chip |
US11809353B2 (en) * | 2017-03-31 | 2023-11-07 | Intel Corporation | Component firmware interaction using hardware registers |
US20190007302A1 (en) * | 2017-06-29 | 2019-01-03 | Cisco Technology, Inc. | Mechanism for Dual Active Detection Link Monitoring in Virtual Switching System with Hardware Accelerated Fast Hello |
USD860139S1 (en) | 2017-09-11 | 2019-09-17 | Methode Electronics, Inc. | Pluggable module |
JP2019057121A (en) * | 2017-09-21 | 2019-04-11 | 東芝メモリ株式会社 | Memory system, method for controlling memory system, and controller circuit |
CN109144942B (en) * | 2018-08-28 | 2021-05-14 | 深圳市新格林耐特通信技术有限公司 | Device and method for master control board to manage service board |
US11038607B2 (en) * | 2018-09-11 | 2021-06-15 | Synaptics Incorporated | Method and system for bi-directional communication |
US11038713B2 (en) * | 2018-10-02 | 2021-06-15 | Nxp B.V. | Communications device and method for communications |
US11206174B2 (en) * | 2018-10-31 | 2021-12-21 | Nxp B.V. | Method and system for diagnosis of failures in a communications network |
US11165718B2 (en) * | 2018-12-03 | 2021-11-02 | Axonne, Inc. | Asymmetrical ethernet physical layer device |
CN111669278A (en) * | 2019-03-06 | 2020-09-15 | 马维尔亚洲私人有限公司 | Method and device for waking up physical layer of first node in low-power mode |
US11115151B1 (en) | 2019-03-22 | 2021-09-07 | Marvell Asia Pte, Ltd. | Method and apparatus for fast retraining of ethernet transceivers based on trickling error |
US11228465B1 (en) | 2019-03-22 | 2022-01-18 | Marvell Asia Pte, Ltd. | Rapid training method for high-speed ethernet |
US10771100B1 (en) | 2019-03-22 | 2020-09-08 | Marvell Asia Pte., Ltd. | Method and apparatus for efficient fast retraining of ethernet transceivers |
US11256657B2 (en) * | 2019-03-26 | 2022-02-22 | Intel Corporation | System, apparatus and method for adaptive interconnect routing |
US11169591B2 (en) * | 2019-04-11 | 2021-11-09 | Marvell Asia Pte Ltd | Ethernet PHY-MAC communication with in-band wake-up/sleep commands |
US11863468B2 (en) * | 2019-04-19 | 2024-01-02 | Marvell Asia Pte Ltd | Control of ethernet link-partner GPIO using OAM |
TWI756596B (en) * | 2019-12-09 | 2022-03-01 | 瑞昱半導體股份有限公司 | Communication system, communication method, and mac circuit |
CN112994722A (en) * | 2019-12-16 | 2021-06-18 | 瑞昱半导体股份有限公司 | Communication system, communication method and medium access control circuit |
CN111147401B (en) * | 2019-12-20 | 2022-03-22 | 苏州浪潮智能科技有限公司 | PHY card hot plug method and device |
US11599487B2 (en) | 2020-01-24 | 2023-03-07 | Synaptics Incorporated | Multi-endpoint data transport system |
CN111555989B (en) * | 2020-04-24 | 2022-01-11 | 北京物芯科技有限责任公司 | Configurable switching chip port |
DE102022203799A1 (en) * | 2022-04-14 | 2023-10-19 | Robert Bosch Gesellschaft mit beschränkter Haftung | Method and device for processing data associated with at least one interface device |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020046355A1 (en) * | 2000-10-05 | 2002-04-18 | Nec Corporation | Electronic device and its power control method |
US20030135642A1 (en) * | 2001-12-21 | 2003-07-17 | Andiamo Systems, Inc. | Methods and apparatus for implementing a high availability fibre channel switch |
US6598111B1 (en) * | 2000-09-19 | 2003-07-22 | Texas Instruments Incorporated | Backplane physical layer controller |
US20060092952A1 (en) * | 2004-10-13 | 2006-05-04 | Sami Boutros | System and method for reporting out-of-resources (OOR) conditions in a data network |
US7111158B1 (en) * | 2003-12-24 | 2006-09-19 | Emc Corporation | Techniques for transitioning control of a serial ATA device among multiple hosts using sleep and wake commands |
US20070165663A1 (en) * | 2006-01-17 | 2007-07-19 | Eliezer Aloni | Method and System for a Plurality of Physical Layers for Network Connection |
US20080153317A1 (en) * | 2006-12-26 | 2008-06-26 | Ping-Hai Hsu | Fabric Interfacing Architecture For A Node Blade |
US20080170586A1 (en) * | 2007-01-12 | 2008-07-17 | Broadcom Corporation | Multi-rate MAC to PHY interface |
US7454634B1 (en) * | 2003-08-28 | 2008-11-18 | Marvell International Ltd. | Power savings apparatus and method for wireless network devices |
US7457248B1 (en) * | 2004-02-10 | 2008-11-25 | Cisco Technology, Inc. | Graceful shutdown of network resources in data networks |
US20090052903A1 (en) * | 2007-08-24 | 2009-02-26 | Kip Mussatt | System and method for expanding PCIe compliant signals over a fiber optic medium with no latency |
US20090119524A1 (en) * | 2007-11-07 | 2009-05-07 | Intel Corporation | Energy Efficient Ethernet Using Active/Idle Toggling |
US8356190B2 (en) * | 2008-11-05 | 2013-01-15 | Broadcom Corporation | Method and system for energy efficient communication among one or more interfaces in a communication path |
Family Cites Families (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5784559A (en) | 1995-11-06 | 1998-07-21 | Sun Microsystems, Inc. | Full duplex flow control for ethernet networks |
US5805597A (en) * | 1996-06-04 | 1998-09-08 | National Semiconductor Corporation | Method and apparatus for providing low power basic telephony type service over a twisted pair ethernet physical layer |
JP3601205B2 (en) * | 1996-08-26 | 2004-12-15 | ソニー株式会社 | Electronic apparatus and operation mode control method thereof |
GB2337672B (en) | 1998-05-20 | 2002-12-18 | 3Com Technologies Ltd | Monitoring of connection between an ethernet hub and an end station |
US6285892B1 (en) | 1998-11-24 | 2001-09-04 | Philips Electronics North America Corp. | Data transmission system for reducing terminal power consumption in a wireless network |
US6463542B1 (en) * | 1999-05-28 | 2002-10-08 | Advanced Micro Devices, Inc. | Power management indication mechanism for supporting power saving mode in computer system |
US6408165B1 (en) * | 1999-07-06 | 2002-06-18 | Cisco Technology, Inc. | Power regulation using multi-loop control |
US6721355B1 (en) * | 1999-12-20 | 2004-04-13 | Nortel Networks Limited | Method and apparatus for adaptive power management in a modem |
US6856597B1 (en) | 2000-02-10 | 2005-02-15 | Paradyne Corporation | System and method for statistical control of power dissipation with host enforcement |
US6687837B1 (en) * | 2000-06-15 | 2004-02-03 | Cisco Technology, Inc. | Method and system for controlling the supply of power to a circuit card in a card shelf through an activation signal |
US7822967B2 (en) * | 2000-09-27 | 2010-10-26 | Huron Ip Llc | Apparatus, architecture, and method for integrated modular server system providing dynamically power-managed and work-load managed network devices |
US6795450B1 (en) * | 2000-09-28 | 2004-09-21 | Tdk Semiconductor Corporation | Method and apparatus for supporting physical layer link-suspend operation between network nodes |
US20030226050A1 (en) | 2000-12-18 | 2003-12-04 | Yik James Ching-Shau | Power saving for mac ethernet control logic |
US20030039306A1 (en) * | 2001-04-06 | 2003-02-27 | Redfern Arthur John | Low peak-to-average ratio quiescent mode architecture and signal design method for DMT modems |
US20040003296A1 (en) * | 2001-04-16 | 2004-01-01 | Robert Stephen Mc | Arrangement for reducing power in a networking device configured for operating at selected network speeds |
US20020157030A1 (en) * | 2001-04-19 | 2002-10-24 | International Business Machines Corporation | Power conservation in communication systems |
US20030086550A1 (en) * | 2001-11-08 | 2003-05-08 | Yehuda Hershkovits | Gateway apparatus for transporting electrical telephony signals |
KR101011166B1 (en) * | 2002-01-08 | 2011-01-26 | 아이피알 라이센싱, 인코포레이티드 | Maintaining a maintenance channel in a reverse link of a wireless communications system |
US6963985B2 (en) * | 2002-02-22 | 2005-11-08 | Intel Corporation | Automatic power down |
US7362744B2 (en) * | 2002-08-15 | 2008-04-22 | International Business Machines Corporation | Database management system and method of using it to transmit packets |
US7865744B2 (en) * | 2002-09-04 | 2011-01-04 | Broadcom Corporation | System and method for optimizing power consumption in a mobile environment |
DE60305817T2 (en) * | 2002-09-04 | 2007-01-11 | Broadcom Corp., Irvine | System and method for optimizing power consumption in a mobile environment |
WO2004068796A2 (en) * | 2003-01-27 | 2004-08-12 | Eldetec Inc. Dba Electronic Design Technology | System and method of controlling network devices |
US7340615B2 (en) * | 2003-01-31 | 2008-03-04 | Microsoft Corporation | Method and apparatus for managing power in network interface modules |
US7356561B2 (en) | 2003-05-01 | 2008-04-08 | Lucent Technologies Inc. | Adaptive sleeping and awakening protocol for an energy-efficient adhoc network |
EP1494407B1 (en) | 2003-06-30 | 2007-06-27 | Nokia Corporation | Low energy communication mode |
US7099689B2 (en) * | 2003-06-30 | 2006-08-29 | Microsoft Corporation | Energy-aware communications for a multi-radio system |
US20050097378A1 (en) * | 2003-07-29 | 2005-05-05 | Hwang Andrew S. | Method and system for power management in a gigabit Ethernet chip |
US20050114663A1 (en) * | 2003-11-21 | 2005-05-26 | Finisar Corporation | Secure network access devices with data encryption |
US7738242B2 (en) * | 2004-01-08 | 2010-06-15 | Hewlett-Packard Development Company, L.P. | System and method for displaying chassis component information |
TWI273789B (en) | 2004-02-24 | 2007-02-11 | Via Tech Inc | Method for adjusting the power consumption of a network interface |
JP4469306B2 (en) * | 2004-04-30 | 2010-05-26 | 株式会社日立製作所 | Computer system, management server |
US8046488B2 (en) * | 2004-05-21 | 2011-10-25 | Intel Corporation | Dynamically modulating link width |
US20060092928A1 (en) * | 2004-10-15 | 2006-05-04 | Dell Products L.P. | System and method for providing a shareable input/output device in a PCI express environment |
US20060120296A1 (en) * | 2004-12-02 | 2006-06-08 | Goh Ban H | Auto mode detection for a switch |
US8189343B2 (en) * | 2004-12-28 | 2012-05-29 | Intel Corporation | Method and apparatus to provide power to a backplane |
JP2006191415A (en) * | 2005-01-07 | 2006-07-20 | Sony Corp | Network apparatus and control method thereof, and program |
US7447927B2 (en) * | 2005-08-23 | 2008-11-04 | Apple Inc. | Method and apparatus for waking up a sleeping system |
US7525957B2 (en) * | 2005-09-01 | 2009-04-28 | Emulex Design & Manufacturing Corporation | Input/output router for storage networks |
US20070198100A1 (en) * | 2005-10-06 | 2007-08-23 | Purifics Environmental Technologies, Inc. | Hybrid field device cabling with industrial network and operating power |
US8437352B2 (en) * | 2006-05-30 | 2013-05-07 | Broadcom Corporation | Method and system for power control based on application awareness in a packet network switch |
US7941053B2 (en) * | 2006-10-19 | 2011-05-10 | Emcore Corporation | Optical transceiver for 40 gigabit/second transmission |
US7603574B1 (en) * | 2006-12-14 | 2009-10-13 | Nvidia Corporation | Network interface speed adjustment to accommodate high system latency in power savings mode |
US20080155157A1 (en) * | 2006-12-20 | 2008-06-26 | Dan Lee | Hot-swappable multi-configuration modular network service system |
US8536190B2 (en) * | 2007-01-30 | 2013-09-17 | Allergan, Inc. | Treating unwanted ocular conditions using an ascomycin macrolactam |
US7710939B2 (en) * | 2007-02-06 | 2010-05-04 | Samsung Electronics Co., Ltd. | Method and system for power saving in wireless local area communication networks |
US8270434B2 (en) | 2007-03-12 | 2012-09-18 | Broadcom Corporation | Method and system for reducing transceiver power via a variable number of channels |
US7710895B2 (en) * | 2007-03-14 | 2010-05-04 | Broadcom Corporation | Selective mode PHY device and method for managing power utilization using same |
TW200845686A (en) * | 2007-05-04 | 2008-11-16 | Realtek Semiconductor Corp | Network device and transmission method thereof |
US8817817B2 (en) * | 2007-06-06 | 2014-08-26 | Hewlett-Packard Development Company, L.P. | Method for ethernet power savings on link aggregated groups |
US8145920B2 (en) * | 2007-09-17 | 2012-03-27 | Intel Corporation | Techniques for collaborative power management for heterogeneous networks |
US8185767B2 (en) * | 2008-06-27 | 2012-05-22 | Microsoft Corporation | Automatic management of a power state of a device with network connections |
US7930373B2 (en) * | 2008-06-30 | 2011-04-19 | Broadcom Corporation | System and method for controlling a PHY attached to a MAC interface for energy efficient ethernet |
US7903597B2 (en) * | 2008-10-29 | 2011-03-08 | Cisco Technology, Inc. | Power management of a network device |
US8982753B2 (en) * | 2008-11-05 | 2015-03-17 | Broadcom Corporation | Method and system for low latency state transitions for energy efficiency |
US8156356B2 (en) * | 2009-01-15 | 2012-04-10 | Dell Products L.P. | Dynamic power management for internal information handling system links |
FR2944930B1 (en) * | 2009-04-22 | 2011-06-24 | Sagem Comm | METHOD AND DEVICE FOR REDUCING THE ELECTRICAL CONSUMPTION OF AN ETHERNET INTERFACE |
JP2011212946A (en) * | 2010-03-31 | 2011-10-27 | Konica Minolta Holdings Inc | Image forming apparatus |
-
2009
- 2009-05-22 US US12/470,785 patent/US9323311B2/en active Active
- 2009-05-26 US US12/471,861 patent/US8259716B2/en active Active
- 2009-05-29 US US12/474,557 patent/US20100115316A1/en not_active Abandoned
- 2009-06-03 US US12/477,391 patent/US8195964B2/en active Active
- 2009-06-04 US US12/478,320 patent/US8356190B2/en active Active
-
2012
- 2012-11-30 US US13/690,977 patent/US20130111240A1/en not_active Abandoned
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6598111B1 (en) * | 2000-09-19 | 2003-07-22 | Texas Instruments Incorporated | Backplane physical layer controller |
US20020046355A1 (en) * | 2000-10-05 | 2002-04-18 | Nec Corporation | Electronic device and its power control method |
US20030135642A1 (en) * | 2001-12-21 | 2003-07-17 | Andiamo Systems, Inc. | Methods and apparatus for implementing a high availability fibre channel switch |
US7454634B1 (en) * | 2003-08-28 | 2008-11-18 | Marvell International Ltd. | Power savings apparatus and method for wireless network devices |
US7111158B1 (en) * | 2003-12-24 | 2006-09-19 | Emc Corporation | Techniques for transitioning control of a serial ATA device among multiple hosts using sleep and wake commands |
US7457248B1 (en) * | 2004-02-10 | 2008-11-25 | Cisco Technology, Inc. | Graceful shutdown of network resources in data networks |
US20060092952A1 (en) * | 2004-10-13 | 2006-05-04 | Sami Boutros | System and method for reporting out-of-resources (OOR) conditions in a data network |
US20070165663A1 (en) * | 2006-01-17 | 2007-07-19 | Eliezer Aloni | Method and System for a Plurality of Physical Layers for Network Connection |
US20080153317A1 (en) * | 2006-12-26 | 2008-06-26 | Ping-Hai Hsu | Fabric Interfacing Architecture For A Node Blade |
US20080170586A1 (en) * | 2007-01-12 | 2008-07-17 | Broadcom Corporation | Multi-rate MAC to PHY interface |
US20090052903A1 (en) * | 2007-08-24 | 2009-02-26 | Kip Mussatt | System and method for expanding PCIe compliant signals over a fiber optic medium with no latency |
US20090119524A1 (en) * | 2007-11-07 | 2009-05-07 | Intel Corporation | Energy Efficient Ethernet Using Active/Idle Toggling |
US8356190B2 (en) * | 2008-11-05 | 2013-01-15 | Broadcom Corporation | Method and system for energy efficient communication among one or more interfaces in a communication path |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130287409A1 (en) * | 2010-06-30 | 2013-10-31 | Netlogic Microsystems, Inc. | Systems, Circuits and Methods for Filtering Signals to Compensate for Channel Effects |
US8948331B2 (en) * | 2010-06-30 | 2015-02-03 | Netlogic Microsystems, Inc. | Systems, circuits and methods for filtering signals to compensate for channel effects |
US10966360B2 (en) | 2018-09-12 | 2021-03-30 | Samsung Electronics Co., Ltd. | Apparatus for combining printed circuit boards |
Also Published As
Publication number | Publication date |
---|---|
US20100115117A1 (en) | 2010-05-06 |
US9323311B2 (en) | 2016-04-26 |
US20100111081A1 (en) | 2010-05-06 |
US20100115307A1 (en) | 2010-05-06 |
US20100115295A1 (en) | 2010-05-06 |
US20100115316A1 (en) | 2010-05-06 |
US8195964B2 (en) | 2012-06-05 |
US8356190B2 (en) | 2013-01-15 |
US8259716B2 (en) | 2012-09-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8356190B2 (en) | Method and system for energy efficient communication among one or more interfaces in a communication path | |
US8724464B2 (en) | Method and system for near continuous data rate limit adjustment via a plurality of link variables in an energy efficient network | |
US8769082B2 (en) | Method and system for PHY initiated wake-up in energy efficient ethernet networks | |
US8588254B2 (en) | Method and system for energy efficient signaling for 100mbps Ethernet using a subset technique | |
US8571063B2 (en) | Method and system for configurable data rate via inter-packet gap adjustment to support energy efficient networks | |
KR101000987B1 (en) | Method and system for indicating a transition in rate and/or power consumption utilizing a distinct physical pattern on one or more idle channels | |
US8284799B2 (en) | Method and system for supporting a variable and energy efficient data rate using a duty cycling technique and multiple power states on an Ethernet link | |
US8982753B2 (en) | Method and system for low latency state transitions for energy efficiency | |
US8804578B2 (en) | Method and system for jitter and frame balance and/or rebalance for EEE refresh cycles | |
US9455912B2 (en) | Method and system for a distinct physical pattern on an active channel to indicate a data rate transition for energy efficient ethernet | |
US8930534B2 (en) | Method and system for management based end-to-end sleep limitation in an energy efficient ethernet network | |
US20090154365A1 (en) | Method And System For Simplex Or Duplex Transmission Mode Of An Ethernet Link In An Energy Efficient Network | |
US20090097393A1 (en) | Method And System For Dynamically Determining When To Train Ethernet Link Partners To Support Energy Efficient Ethernet Networks | |
US9008125B2 (en) | Method and system for MAC and PHY synchronization for energy efficient networking | |
EP2073464B1 (en) | Method and system for indicating a transition in rate and/or power consumption utilizing a distinct physical pattern on one or more idle channel(s) | |
EP2073465B1 (en) | Method and system for a distinct physical pattern on an active channel to indicate a data rate transition for energy efficient ethernet |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DIAB, WAEL WILLIAM;REEL/FRAME:029387/0146 Effective date: 20090603 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001 Effective date: 20170120 |
|
AS | Assignment |
Owner name: BROADCOM CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001 Effective date: 20170119 |