US20110024797A1 - Nitride-based semiconductor device with concave gate region - Google Patents
Nitride-based semiconductor device with concave gate region Download PDFInfo
- Publication number
- US20110024797A1 US20110024797A1 US12/903,505 US90350510A US2011024797A1 US 20110024797 A1 US20110024797 A1 US 20110024797A1 US 90350510 A US90350510 A US 90350510A US 2011024797 A1 US2011024797 A1 US 2011024797A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor layer
- concave portion
- nitride
- based compound
- compound semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 435
- 150000004767 nitrides Chemical class 0.000 title claims abstract description 332
- 150000001875 compounds Chemical class 0.000 claims description 82
- 239000000758 substrate Substances 0.000 claims description 40
- 230000005533 two-dimensional electron gas Effects 0.000 claims description 27
- 238000005530 etching Methods 0.000 claims description 23
- 238000002955 isolation Methods 0.000 claims description 16
- 150000002500 ions Chemical class 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 409
- 238000000034 method Methods 0.000 description 73
- 229910002601 GaN Inorganic materials 0.000 description 25
- 238000001312 dry etching Methods 0.000 description 18
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 15
- 239000000203 mixture Substances 0.000 description 15
- 238000000313 electron-beam-induced deposition Methods 0.000 description 14
- 239000012535 impurity Substances 0.000 description 9
- 229910002704 AlGaN Inorganic materials 0.000 description 8
- 230000009467 reduction Effects 0.000 description 8
- 238000004519 manufacturing process Methods 0.000 description 7
- 238000005259 measurement Methods 0.000 description 7
- 238000007669 thermal treatment Methods 0.000 description 7
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 description 6
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 6
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 6
- 229910052796 boron Inorganic materials 0.000 description 6
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 6
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- -1 boron ions Chemical class 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- 238000004544 sputter deposition Methods 0.000 description 5
- 230000001629 suppression Effects 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000000969 carrier Substances 0.000 description 4
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 229910052681 coesite Inorganic materials 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 238000002161 passivation Methods 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 239000002344 surface layer Substances 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- WUKWITHWXAAZEY-UHFFFAOYSA-L calcium difluoride Chemical compound [F-].[F-].[Ca+2] WUKWITHWXAAZEY-UHFFFAOYSA-L 0.000 description 2
- 229910001634 calcium fluoride Inorganic materials 0.000 description 2
- 239000000460 chlorine Substances 0.000 description 2
- 229910052801 chlorine Inorganic materials 0.000 description 2
- 229910052593 corundum Inorganic materials 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000011156 evaluation Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 2
- 230000004807 localization Effects 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 230000010287 polarization Effects 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910001845 yogo sapphire Inorganic materials 0.000 description 2
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000006185 dispersion Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 229910052720 vanadium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
- H01L29/7787—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1066—Gate region of field-effect devices with PN junction gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
Definitions
- the present invention relates to a semiconductor device and a method for fabricating the same and, more particularly, to a semiconductor device having a nitride-based compound semiconductor layer and a method for fabricating the same.
- Group III nitride-based compound semiconductor represented by gallium nitride (GaN) shows a breakdown field and a saturation electron velocity which are higher than those shown by silicon (Si) and gallium arsenide (GaAs). Therefore, a field effect transistor (hereinafter abbreviated as “FET”) using a group III nitride semiconductor is regarded as promising as a next-generation high-frequency device or high-power switching device and has been widely investigated.
- FET field effect transistor
- high-density trap states surface states
- a switching device e.g., is produced by using a group III nitride semiconductor
- the carriers trapped by the trap states cannot follow switching during high-speed switching.
- a phenomenon in which a drain current decreases i.e., so-called current collapse occurs.
- the following solution has been known.
- a GaN-based passivation layer 904 is provided on the upper surface of a carrier supply layer 903 , and a passivation film 905 made of silicon nitride (SiN) covers the respective surface portions of the GaN-based passivation layer 904 located between a gate electrode 906 and a source electrode 907 and between the gate electrode 906 and a drain electrode 907 .
- the arrangement allows a reduction in trap states at a group III nitride semiconductor.
- 901 denotes a substrate and 902 denotes a carrier transport layer.
- a recess is formed in the portion of a group III nitride semiconductor layer located under a gate electrode to provide a spike gate electrode, whereby frequency dispersion is suppressed.
- Japanese Laid-Open Patent Publication Nos. 2002-359256, 2004-200248, and 2005-210105 the one disclosed in Japanese Laid-Open Patent Publication No. 2005-210105 is preferably used, because this allows effective suppression of the influence of the trap states.
- Japanese Laid-Open Patent Publication No. 2005-210105 does not disclose a specific problem solving method, it is difficult to fabricate a semiconductor device having a group III nitride semiconductor reproducibly.
- the semiconductor device comprises: a substrate; a semiconductor multilayer; a source electrode; a drain electrode; a gate electrode; and a concave portion.
- the semiconductor multilayer has a first nitride-based compound semiconductor layer and a second nitride-based compound semiconductor layer.
- the first nitride-based compound semiconductor layer is provided over the substrate and the second nitride-based compound semiconductor layer is provided over the first nitride-based compound semiconductor layer.
- the second nitride-based compound semiconductor layer has a band gap larger than that of the first nitride-based compound semiconductor layer.
- the source electrode and the drain electrode are each provided to have at least a portion thereof in contact with the semiconductor multilayer.
- the concave portion is provided on an upper surface of the semiconductor multilayer to be located between the source electrode and the drain electrode, and is concaved in a thickness direction of the semiconductor multilayer.
- the gate electrode is provided over the concave portion to cover an opening of the concave portion.
- a depth of the concave portion is preferably not less than 15 nm.
- the semiconductor multilayer may further have an n-type nitride-based compound semiconductor layer provided as an uppermost layer over the second nitride-based compound semiconductor layer.
- the semiconductor multilayer may further have an n-type nitride-based compound semiconductor layer provided as an uppermost layer over the second nitride-based compound semiconductor layer.
- at least one of a portion of the n-type nitride-based compound semiconductor layer located between the gate electrode and the source electrode and a portion of the n-type nitride-based compound semiconductor layer located between the gate electrode and the drain electrode is preferably removed. This allows a reduction in leakage current flowing via the n-type nitride-based compound semiconductor layer.
- each of the source electrode and the drain electrode preferably has a portion thereof in contact with the first nitride-based compound semiconductor layer. This allows a reduction in the ohmic contact resistance of each of the source electrode and the drain electrode.
- the second nitride-based compound semiconductor layer preferably includes a nitride-based compound semiconductor layer having a band gap larger than that of the second nitride-based compound semiconductor layer.
- the nitride-based compound semiconductor layer having the band gap larger than that of the second nitride-based compound semiconductor layer functions as an etching stop layer, and it becomes possible to control the depth of the concave portion with excellent reproducibility.
- the gate electrode is in contact with a bottom surface of the concave portion and with a portion of the upper surface of the semiconductor multilayer.
- the semiconductor device according to the present invention preferably further comprises: an insulating film in contact with a portion of the upper surface of the semiconductor multilayer and opened to expose the concave portion, wherein the gate electrode preferably has a portion thereof provided over the insulating film.
- the opening in the insulating film is larger in size than the opening of the concave portion in the vicinity of the opening of the concave portion, the production yield of the semiconductor device can be improved.
- the semiconductor device according to the present invention further comprises: a second insulating film provided between the gate electrode and a bottom surface of the concave portion. This allows an improvement in the adhesion of the gate electrode to the bottom surface of the concave portion.
- the semiconductor device according to the present invention further comprises: a third insulating film in contact with the concave portion and with a portion of the upper surface of the semiconductor multilayer, wherein the gate electrode is in contact with an upper surface of the third insulating film.
- a third insulating film in contact with the concave portion and with a portion of the upper surface of the semiconductor multilayer, wherein the gate electrode is in contact with an upper surface of the third insulating film.
- the semiconductor device according to the present invention may further comprise: a fourth insulating film provided to be in contact with a bottom surface of the concave portion and located between the gate electrode and the insulating film.
- a length of an extended portion of the gate electrode located over the semiconductor multilayer is larger on a side with the drain electrode than on a side with the source electrode. This allows a reduction in the localization of an electric field between the gate electrode and the drain electrode.
- the semiconductor device according to the present invention further comprises: a p-type nitride-based compound semiconductor layer provided to cover the opening of the concave portion and to be located between the gate electrode and the semiconductor multilayer, wherein the p-type nitride-based compound semiconductor works as a part of a terminal for controlling a current between the source and the drain by applying a voltage.
- a p-type nitride-based compound semiconductor works as a part of a terminal for controlling a current between the source and the drain by applying a voltage.
- an impurity concentration in an outermost surface layer of the p-type nitride-based compound semiconductor layer is preferably higher than an impurity concentration in the portion of the p-type nitride-based compound semiconductor layer other than the outermost surface layer. This allows a reduction in gate resistance.
- a film thickness of a portion of the p-type nitride-based compound semiconductor layer located over a bottom surface of the concave portion is preferably larger than a film thickness of a portion of the p-type nitride-based compound semiconductor layer located on the upper surface of the semiconductor multilayer. This makes it possible to reduce the surface states present at the surface of the semiconductor multilayer and further suppress the current collapse.
- a first method for fabricating a semiconductor device comprises: (a) growing a first nitride-based compound semiconductor layer and a grown layer composed of a second nitride-based compound semiconductor layer over a substrate; (b) providing a mask on a portion of an upper surface of the grown layer; (c) after the step (b), re-growing the grown layer to form the second nitride-based compound semiconductor layer having a concave portion with a bottom surface composed of the portion of the grown layer where the mask is formed on the first nitride-based compound semiconductor layer; and (d) forming a source electrode and a drain electrode such that each of the source electrode and the drain electrode has a portion thereof in contact with the second nitride-based compound semiconductor layer and forming a gate electrode so as to cover an opening of the concave portion.
- a second method for fabricating a semiconductor device comprises: (e) growing a first nitride-based compound semiconductor layer and a second nitride-based compound semiconductor layer over a substrate; (f) forming a concave portion in an upper surface of the second nitride-based compound semiconductor layer; (g) after the step (f), growing a p-type nitride-based compound semiconductor layer to cover an opening of the concave portion; and (h) forming a source electrode and a drain electrode such that each of the source electrode and the drain electrode has a portion thereof in contact with the second nitride-based compound semiconductor layer and forming a gate electrode over the p-type nitride-based compound semiconductor layer.
- FIG. 1 is a cross-sectional view showing a structure of a FET according to a first embodiment of the present invention
- FIG. 2A is a view schematically showing a transistor operation in the FET according to the first embodiment
- FIG. 2B is a view schematically showing a transistor operation in a FET according to a conventional embodiment
- FIG. 3A is a graph showing a drain current flow in the FET according to the first embodiment when a dc voltage and a pulse voltage were applied thereto and
- FIG. 3B is a graph showing a drain current flow in the FET according to the conventional embodiment when a dc voltage and a pulse voltage were applied thereto;
- FIG. 4 is a graph showing the result of examining the current ratio (Ids_pulse/Ids — 0) relative to the depth of a concave portion for the FET according to the first embodiment;
- FIG. 5 is a graph showing the result of examining the current ratio (Ids_pulse/Ids — 0) relative to a threshold voltage difference ⁇ Vp for the FET according to the first embodiment;
- FIG. 6 is a graph showing the result of simulating the current ratio (Ids_pulse/Ids — 0) relative to the composition ratio of Al in a second nitride semiconductor layer and to the depth of the concave portion for the FET according to the first embodiment;
- FIG. 7 is a cross-sectional view showing a structure of a FET according to a second embodiment of the present invention.
- FIG. 8 is an energy band diagram under the gate electrode of the FET according to the second embodiment.
- FIG. 9A is a graph showing a drain current flow in the FET according to the second embodiment and FIG. 9B is a graph showing a transconductance when a drain current flows in the FET according to the second embodiment and a gate voltage were varied;
- FIG. 10 is a graph showing a drain current flow in the FET according to the second embodiment when a dc voltage and a pulse voltage were applied thereto;
- FIGS. 11A to 11E are cross-sectional views illustrating the steps of fabricating the FET according to the second embodiment
- FIGS. 12A and 12B are cross-sectional views showing a first example of some of the steps of fabricating the FET according to the second embodiment
- FIGS. 13A and 13B are cross-sectional views showing a second example of some of the steps of fabricating the FET according to the second embodiment
- FIG. 14 is a cross-sectional view showing a structure of a FET according to a first variation of the second embodiment
- FIG. 15 is a cross-sectional view showing a structure of a FET according to a third embodiment of the present invention.
- FIG. 16 is a cross-sectional view showing another structure of the FET according to the third embodiment.
- FIG. 17 is a cross-sectional view showing a structure of a FET according to a fourth embodiment of the present invention.
- FIGS. 18A to 18G are cross-sectional views illustrating the steps of fabricating the FET according to the fourth embodiment
- FIG. 19 is a cross-sectional view showing a structure of a FET according to a fifth embodiment of the present invention.
- FIG. 20 is a cross-sectional view showing a structure of a FET according to a sixth embodiment of the present invention.
- FIG. 21 is a cross-sectional view showing a structure of a FET according to a seventh embodiment of the present invention.
- FIG. 22 is a cross-sectional view showing a structure of a FET according to a conventional embodiment.
- FET field effect transistor
- FIG. 1 is a cross-sectional view showing a structure of a FET 1 according to the first embodiment of the present invention.
- the FET 1 comprises: a substrate 101 ; a buffer layer 102 ; a first nitride semiconductor layer (first nitride-based compound semiconductor) 103 ; a second nitride semiconductor layer (second nitride-based compound semiconductor layer) 104 ; isolation regions 105 ; a source electrode 106 ; a drain electrode 107 ; and a gate electrode 108 .
- a concave portion 110 a is formed to be concaved in the thickness direction of the second nitride semiconductor layer 104 .
- the buffer layer 102 , the first nitride semiconductor layer 103 , and the second nitride semiconductor layer 104 are successively stacked on the substrate 101 .
- the first nitride semiconductor layer 103 and the second nitride semiconductor layer 104 constitute a semiconductor multilayer 110 .
- a heterojunction is formed between the second nitride semiconductor layer 104 and the first nitride semiconductor layer 103 .
- a two-dimensional electron gas layer 109 is formed in the vicinity of the upper surface of the first nitride semiconductor layer 103 .
- the isolation regions 105 are formed on the side surfaces of the semiconductor multilayer 110 .
- a source electrode 106 and a drain electrode 107 are provided on the upper surface of the second nitride semiconductor layer 104 to have the concave portion 110 a interposed therebetween.
- a gate electrode 108 is provided on the upper surface of the second nitride semiconductor layer 104 so as to cover the opening of the concave portion 110 a , and is also buried in the concave portion 110 a .
- the substrate 101 is preferably a sapphire substrate, but it is also possible to use a SiC substrate, a Si substrate, a GaN substrate, or the like for the substrate 101 .
- the buffer layer 102 is a layer made of, e.g., aluminum nitride (AlN).
- AlN aluminum nitride
- the second nitride semiconductor layer 104 contains Al.
- the first nitride semiconductor layer 103 is an undoped GaN layer and the second nitride semiconductor layer 104 is an undoped Al 0.25 GaN layer.
- the first and second nitride semiconductor layers 103 and 104 need not be undoped layers.
- An Al composition in an AlGaN layer (second nitride semiconductor layer 104 ) may also be varied in the thickness direction.
- the second nitride semiconductor layer 104 may be formed such that the Al composition value gradually increases from the interface with the first nitride semiconductor layer 103 with approach toward the upper surface of the second nitride semiconductor layer 104 .
- the second nitride semiconductor layer 104 may also obtained by stacking two or more semiconductor layers having different Al composition values.
- both of the first and second nitride semiconductor layers 103 and 104 are AlGaN layers, and the composition ratio of Al is higher in the second nitride semiconductor layer 104 than in the first nitride semiconductor layer 103 .
- each of the first and second nitride semiconductor layers 103 and 104 may contain In.
- the wording “undoped” means that intentional doping with an impurity is not performed during growth. It is sufficient for the isolation regions 105 to be higher in resistance than the portion other than the isolation regions 105 .
- the isolation regions 105 are formed by the implantation of an impurity such as boron (B).
- Each of the source electrode 106 and the drain electrode 107 preferably has a multilayer structure of titanium (Ti) and aluminum (Al).
- the gate electrode 108 is preferably made of a metal capable of forming a Schottky junction with the second nitride semiconductor layer 104 , such as palladium (Pd), nickel (Ni), or platinum (Pt) having a large work function.
- the thickness of the substrate 101 is preferably not less than 10 ⁇ m and not more than 1000 ⁇ m, and is, e.g., 450 ⁇ m.
- the thickness of the buffer layer 102 is preferably not less than 10 nm and not more than 500 nm, and is, e.g., 100 nm.
- the thickness of the first nitride semiconductor layer 103 is preferably not less than 0.01 ⁇ m and not more than 8 ⁇ m, and is, e.g., 2 ⁇ m.
- the thickness of the second nitride semiconductor layer 104 is preferably not less than 1 nm and not more than 100 nm, and is, e.g., 45 nm.
- FIG. 2A is a view schematically showing a depletion layer 51 in the FET 1 according to the present embodiment.
- FIG. 2B is a view schematically showing the depletion layer 51 in a FET (hereinafter referred to as the “conventional FET”) which does not have a recessed gate structure.
- a FET having a heterojunction surface such as the FET 1 according to the present embodiment
- a voltage when a voltage is applied to the drain electrode, carriers flow in the two-dimensional electron gas layer present in the vicinity of the heterojunction, resulting in a drain current.
- a FET having a nitride semiconductor layer a surface state density at a surface of the nitride semiconductor layer is high, and a depletion layer (depletion layer resulting from surface states) is formed due to the high surface state density.
- the depletion layer reaches the two-dimensional electron gas layer, the resistance of the two-dimensional electron gas layer becomes high so that a drain current decreases to cause the current collapse.
- the depletion layer resulting from surface states is present on a side of a gate electrode.
- the depletion layer 51 is also present under the gate electrode 108 , but the depletion layer present under the gate electrode 108 is a depletion layer 51 a (depletion layer resulting from a Schottky junction) which results from the Schottky junction between the gate electrode 108 and the second nitride semiconductor layer 104 .
- the depletion layer 51 b resulting from surface states is less likely to change in response to the gate voltage (specifically, it does not contracts so greatly even when the gate voltage is applied).
- the depletion layer 51 a resulting from a Schottky junction contracts more significantly than the depletion layer 51 b resulting from surface states, so that the lower surface of the depletion layer 51 changes from L 1 to L 2 .
- each of the depletion layer 51 a resulting from a Schottky junction and the depletion layer 51 b resulting from surface states is present extensively in the two-dimensional electron gas layer 109 .
- the depletion layer 51 a resulting from a Schottky junction contracts more significantly than the depletion layer 51 b resulting from surface states, as described above.
- the depletion layer 51 a resulting from a Schottky layer is present above the two-dimensional electron gas layer 109 , while the depletion layer 51 b resulting from surface states is partly present inside the two-dimensional electron gas layer 109 . Accordingly, the resistance of the two-dimensional electron gas layer 109 becomes high so that the current collapse occurs.
- the concave portion 110 a is formed in the second nitride semiconductor layer 104 . Since the concave portion 110 a is thus formed in the second nitride semiconductor layer 104 , the film thickness of the second nitride semiconductor layer 104 is larger than in the conventional FET to increase the distance between the upper surface of the second nitride semiconductor layer 104 and the two-dimensional electron gas layer 109 . As a result, even when the FET 1 is in the OFF state, the lower surface of the depletion layer 51 b resulting from surface states is located above the two-dimensional electron gas layer 109 , as shown in FIG. 2A .
- the two-dimensional electron gas layer 109 is not affected by the depletion layer resulting from surface states irrespective of whether the FET is in the OFF state or in the ON state. This allows suppression of the occurrence of the current collapse.
- the lower surface of the depletion layer 51 a resulting from surface states is located above the two-dimensional electron gas layer 109 when the FET 1 is in the OFF state. As a result, it is possible to suppress the occurrence of the current collapse.
- the present inventors have verified by experiment that, when the gate electrode 108 has a recessed structure, the occurrence of the current collapse can be suppressed and optimized the depth of the concave portion 110 a.
- the present inventors have verified that, when the gate electrode 108 has a recessed structure, the occurrence of the current collapse can be suppressed.
- the FET 1 according to the present embodiment and the conventional FET were prepared and, by applying a dc voltage and a pulse voltage to each of the FETs, drain currents were measured.
- a pulse having a pulse width of 0.5 microseconds and a pulse interval of 1 millisecond was used.
- the depth of the concave portion 110 a was adjusted to be 25 nm.
- FIG. 3A is a graph showing the drain current flow in the FET 1 according to the present embodiment.
- FIGS. 3A and 3B is a graph showing the drain current flow in the conventional FET.
- each of the solid lines shows the result when the pulse voltage was applied, while each of the broken lines shows the result when the dc voltage was applied.
- the gate voltage (Vg) was varied from ⁇ 4 V to 1 V at 1 V steps.
- the drain current value (Ids_pulse) obtained by applying the pulse voltage to the FET is generally the same as the drain current value (Ids — 0) obtained by applying the dc voltage to the FET.
- the drain current value (Ids_pulse) obtained by applying the pulse voltage to the FET is smaller than the drain current value (Ids — 0) obtained by applying the dc voltage to the FET.
- the drain current (Ids_pulse) flows when the pulse voltage was applied was not more than 1 ⁇ 3 of the drain current (Ids — 0) flow when the dc voltage was applied.
- the drain current (Ids_pulse) flow when the pulse voltage was applied was generally the same as the drain current (Ids — 0) flow when the dc voltage was applied. From this, it has been verified that the occurrence of the current collapse can be suppressed when the gate electrode 108 has a recessed structure.
- the present inventors have optimized the depth of the concave portion 110 a .
- FETs having the respective concave portions 110 a at different depths were prepared each by using a GaN layer as the first nitride semiconductor layer 103 and using an Al 0.25 GaN layer as the second nitride semiconductor layer 104 , and the current ratio (Ids_pulse/Ids — 0) was measured for each of the FETs.
- the current ratio (Ids_pulse/Ids — 0) is a ratio (Ids_pulse/Ids — 0) between a drain current (Ids_pulse) flow when the pulse voltage is applied to the FET and the drain current (Ids — 0) flow when the dc voltage is applied to the FET.
- Ids_pulse/Ids — 0 As the current ratio (Ids_pulse/Ids — 0) is closer to 1, it shows that the occurrence of the current collapse is suppressed more completely.
- FIG. 4 shows the result of the measurement.
- the depth of the concave portion 110 a is not less than 15 nm, the occurrence of the current collapse was suppressed successfully. Therefore, to suppress the occurrence of the current collapse, it is sufficient for the depth of the concave portion 110 a to be not less than 15 nm.
- the depth of the concave portion 110 a is not less than 20 nm and, more preferably, not less than 25 nm.
- a collapse-free configuration has been realized by optimizing the depth of the concave portion 110 a .
- the following is the realization of a collapse-free configuration approached from the viewpoint of the threshold voltage difference ⁇ Vp between the transistors each having the recessed gate electrode 108 .
- the carrier concentration of a two-dimensional electron gas at an AlGaN/GaN heterojunction resulting from a polarization electric field is increased by increasing the film thickness of the AlGaN layer (second nitride semiconductor layer) as an electron supply layer.
- the threshold voltage shifts in the negative direction. Accordingly, when it is assumed that the threshold voltage of the transistor having the gate electrode formed in contact with the bottom surface of the concave portion is Vp 1 and the threshold voltage of the transistor having the gate electrode formed in contact with the upper surface of the semiconductor multilayer is Vp 2 , Vp 1 has a more positive voltage value than Vp 2 .
- the current collapse occurs as a result of the channel closed by a depletion layer resulting from surface states. Therefore, it is possible to hold the channel located sidewise under the gate electrode 108 in a normally-ON state by increasing ⁇ Vp through the formation of the concave portion 110 a and to suppress the occurrence of the current collapse by merely controlling the depletion layer located under the bottom surface of the concave portion 110 a with the gate electrode 108 .
- the present inventors have also optimized the threshold difference ⁇ Vp. Specifically, FETs having different threshold voltage differences ⁇ Vp were prepared each by using a GaN layer as the first nitride semiconductor layer 103 and using an Al 0.25 GaN layer as the second nitride semiconductor layer 104 , and the current ratio (Ids_pulse/Ids — 0) was measured for each of the FETs.
- FIG. 5 shows the result of the measurement. As shown in FIG. 5 , to suppress the occurrence of the current collapse, it is sufficient for ⁇ Vp to be not less than 2.5 V and, preferably, ⁇ Vp is not less than 3 V.
- the threshold voltage difference ⁇ Vp can be measured by, e.g., the following two methods.
- the composition ratio of Al in the second nitride semiconductor layer 104 of a test transistor Tr 0 prior to the measurement of ⁇ Vp, the composition ratio of Al in the second nitride semiconductor layer 104 of a test transistor Tr 0 , the thickness of the second nitride semiconductor layer 104 thereof, and the depth of the concave portion 110 a thereof are measured.
- two transistors Tr 1 and Tr 2 are produced.
- the concave portion 110 a is not formed in either of the transistors Tr 1 and Tr 2 , and the Al composition ratio in the second nitride semiconductor layer 104 is controlled to be generally the same in each of the transistors Tr 0 , Tr 1 , and Tr 2 .
- the thickness of the second nitride semiconductor layer 104 of the first transistor Tr 1 is assumed to have a value obtained by subtracting the measured depth of the concave portion 110 a from the thickness of the second nitride semiconductor layer 104 of the transistor Tr 0 .
- the thickness of the second nitride semiconductor layer 104 of the second transistor Tr 2 is assumed to be the same as that of the second nitride semiconductor layer 104 of the transistor Tr 0 .
- the threshold voltage Vp (Tr1) is measured in the transistor Tr 1
- the threshold voltage Vp (Tr2) is measured in the transistor Tr 2 .
- ⁇ Vp can be measured.
- Vp ⁇ b ⁇ E c ⁇ ( qn s d )/ ⁇ ( V ) (1)
- ⁇ b is the height of a Schottky barrier
- ⁇ E c is a band offset in a conduction band in each of the first nitride semiconductor layer 103 and the second nitride semiconductor layer 104
- q is an amount of charge of electrons
- n s is a sheet carrier density due to polarization
- d is the thickness of the second nitride semiconductor layer 104
- ⁇ is the dielectric constant of the second nitride semiconductor layer 104 .
- the present inventors have simulated the relationship between the composition ratio of Al in the second nitride semiconductor layer 104 and the depth of the concave portion 110 a .
- FIG. 6 shows the result of the simulation.
- the hatched region shown in FIG. 6 is a collapse free region (where the occurrence of the current collapse has been suppressed). It can be seen that, as the composition ratio of Al is smaller, the depth of the concave portion should be larger.
- Such a FET 1 can be fabricated in accordance with, e.g., a method shown hereinbelow.
- the buffer layer 102 , the first nitride semiconductor layer 103 , and the second nitride semiconductor layer 104 are epitaxially grown successively on the surface of the substrate 101 by, e.g., MOCVD (Metal Organic Chemical Vapor Deposition).
- MOCVD Metal Organic Chemical Vapor Deposition
- the concave portion 110 a is formed in the surface of the second nitride semiconductor layer 104 .
- boron ions e.g., are implanted to form the isolation regions 105 .
- the source electrode 106 and the drain electrode 107 are formed on the upper surface of the second nitride semiconductor layer 104 . Thereafter, a thermal treatment is performed to form ohmic contacts.
- the gate electrode 108 is buried in the concave portion 110 a and provided on the upper surface of the second nitride semiconductor layer 104 so as to cover the opening of the concave portion 110 a .
- the FET 1 according to the present embodiment can be fabricated.
- FIG. 7 is a cross-sectional view showing a structure of a FET 11 according to the second embodiment of the present invention.
- the FET 11 according to the present embodiment is different from the FET 1 according to the first embodiment in that a p-type nitride semiconductor layer 117 is provided between the lower surface of a gate electrode 118 and the bottom surface of the concave portion 110 a .
- the p-type nitride semiconductor layer 117 is provided in the concave portion 110 a and also on the upper surface of the second nitride semiconductor layer 104 .
- the portion of the p-type nitride semiconductor layer 117 located over the bottom surface of the concave portion 110 a is thicker than the portion of the p-type nitride semiconductor layer 117 provided on the upper surface of the second nitride semiconductor layer 104 .
- the gate electrode 118 is provided on the upper surface of the p-type nitride semiconductor layer 117 .
- a collapse-free FET can be realized provided that the depth of the concave portion is not less than 15 nm, i.e., ⁇ Vp is nor less than 2.5 V.
- a group III nitride semiconductor layer doped with an impurity presenting a p-type conductivity can be used and, e.g., a GaN layer doped with Mg can be used.
- the p-type nitride semiconductor layer 117 is preferably a semiconductor layer doped with Mg, but it is also possible to use Mg-doped Al 0.25 GaN in which the composition ratio of Al is equal to the composition ratio in the second nitride semiconductor layer 104 for the p-type nitride semiconductor layer 117 .
- the Al composition ratio is not limited to 0.25, and may also be either constant or different in the thickness direction of the p-type nitride semiconductor layer 117 .
- the p-type nitride semiconductor layer 117 may also be a p-type nitride semiconductor layer not containing Al made of, e.g., Mg-doped GaN.
- the impurity concentration in the p-type nitride semiconductor layer 117 is preferably not less than 1 ⁇ 10 18 cm ⁇ 3 to suppress the extension of a depletion layer into the p-type nitride semiconductor layer.
- the thickness of the p-type nitride semiconductor layer 117 is preferably not less than 10 nm and not more than 500 nm, and is, e.g., 100 nm.
- Such a p-type nitride semiconductor layer 117 functions as a part of a terminal for controlling a current by applying a voltage.
- the gate electrode 108 is preferably made of a metal capable of forming an ohmic junction with the p-type nitride semiconductor layer 117 , which is preferably a metal having a large work function such as, e.g., palladium (Pd), nickel (Ni), or platinum (Pt).
- a p + -type nitride semiconductor layer having an impurity concentration higher than in the p-type nitride semiconductor layer 117 is provided as the outermost surface layer of the p-type nitride semiconductor layer 117 , though not shown, because this allows easier formation of the ohmic junction between the p-type nitride semiconductor layer 117 and the gate electrode 108 .
- the impurity concentration in the p + -type nitride semiconductor layer is not less than 5 ⁇ 10 18 cm ⁇ 3 .
- FIG. 8 shows an energy band diagram in the gate region of the FET 11 according to the present embodiment.
- FIGS. 9A and 9B show a current/voltage characteristic obtained in the FET 11 according to the present embodiment.
- FIG. 9A shows a drain-current/drain-voltage characteristic when the gate voltage varied from 0 V to 6 V at 1 V intervals is applied.
- the characteristic 91 in FIG. 9B shows the drain-current/gate-voltage characteristic.
- the characteristic 92 in FIG. 9B shows a transconductance/gate-voltage characteristic.
- the depth of the concave portion 110 a is 15 nm.
- the threshold voltage is about 0.6 V and a normally-OFF operation in which a drain current does not flow is implemented when the gate voltage is not more than 0 V.
- the maximum drain current is 390 mA/mm, which is extremely large as a drain current obtained in a normally-OFF nitride semiconductor FET.
- a dc voltage and a pulse voltage were applied, and the measurement of the drain current and the evaluation of the current collapse were performed.
- the results of the measurement and the evaluation are shown in FIG. 10 .
- the measurement conditions for the drain current were the same as the measurement conditions described above in the first embodiment.
- Each of the solid lines represents the result when the pulse voltage was applied, while each of the broken lines represents the result when the dc voltage was applied.
- the drain current (Ids_pulse) flow when the pulse voltage was applied was generally the same as the drain current (Ids — 0) flow when the dc voltage was applied. From this, it can be seen that, in the FET 1 according to the present embodiment, the occurrence of the current collapse has been suppressed successfully.
- the FET 11 according to the present embodiment can be fabricated by growing the p-type nitride semiconductor layer 117 in the concave portion 110 a prior to the formation of the gate electrode 118 and then providing the gate electrode 118 on the upper surface of the p-type nitride semiconductor layer 117 . A more detailed fabrication method will be shown hereinbelow.
- FIGS. 11A to 11E are cross-sectional views illustrating the method for fabricating the FET 11 according to the present embodiment.
- FIGS. 12A and 12B show a first method for forming the p-type nitride semiconductor layer 117 .
- FIGS. 13A and 13B show a second method for forming the p-type nitride semiconductor layer 117 .
- the buffer layer 102 , the first nitride semiconductor layer 103 , and the second nitride semiconductor layer 104 are epitaxially grown successively on the surface of the substrate 101 by using, e.g., a MOCVD method (step (e)).
- step (f) dry etching is performed using, e.g., a chlorine (Cl 2 ) gas, whereby the concave portion 110 a is formed in the surface of the second nitride semiconductor layer 104 , as shown in FIG. 11B (step (f)).
- a chlorine (Cl 2 ) gas e.g., a chlorine (Cl 2 ) gas
- the p-type nitride semiconductor layer 117 is provided on the upper surface of the second nitride semiconductor layer 104 so as to cover the opening of the concave portion 110 a (step (g)).
- step (g) there are two methods for forming the p-type nitride semiconductor layer 117 , as shown below.
- a mask (e.g., a SiO 2 film) 119 is first formed on the upper surface of the second nitride semiconductor layer 104 , as shown in FIG. 12A .
- the p-type nitride semiconductor layer 117 is grown on the portion of the upper surface of the second nitride semiconductor layer 104 where the mask 119 is not formed. Thereafter, the mask 119 is removed.
- the p-type nitride semiconductor layer 117 is first grown over the entire upper surface of the second nitride semiconductor layer 104 and in the concave portion 110 a , as shown in FIG. 13A .
- a mask e.g., a resist
- 129 is formed on the portion of the upper surface of the p-type nitride semiconductor layer 117 located over the opening of the concave portion 110 a .
- dry etching is performed with respect to the unneeded portion of the p-type nitride semiconductor layer 117 other than the portion thereof formed over the concave portion 110 a .
- the mask 129 is removed.
- boron ions e.g., are implanted to form the isolation regions 105 .
- the source electrode 106 and the drain electrode 107 are formed on the upper surface of the second nitride semiconductor layer 104 by using, e.g., an electron beam deposition method and a lift-off method (step (h)). Thereafter, a thermal treatment is performed to form ohmic contacts.
- the gate electrode 108 is provided on the upper surface of the p-type nitride semiconductor layer 117 (step (h)). In this manner, the FET 11 according to the present embodiment can be fabricated.
- the p-type nitride semiconductor layer 117 When the p-type nitride semiconductor layer 117 is grown on the upper surface of the second nitride semiconductor layer 104 , the p-type nitride semiconductor layer 117 may be grown on the upper surface of the second nitride semiconductor layer 104 . Alternatively, it is also possible to provide another semiconductor layer different from the p-type nitride semiconductor layer 117 on the upper surface of the second nitride semiconductor layer 104 and then grow the p-type nitride semiconductor layer 117 on the upper surface of the other semiconductor layer.
- the FET according to the present embodiment may also be a FET according to a first variation shown below.
- FIG. 14 is a cross-sectional view showing a structure of a FET 21 according to the first variation of the second embodiment.
- a p-type nitride semiconductor layer 127 is provided not only in the concave portion 110 a , but also on the respective portions of the upper surface of the second nitride semiconductor layer 104 located between the gate electrode 118 and the source electrode 106 and between the gate electrode 118 and the drain electrode 107 . This makes it possible to reduce the surface states present at the surface of the second nitride semiconductor layer 104 and thereby further suppress the occurrence of the current collapse.
- the portion of the p-type nitride semiconductor layer 127 provided on the upper surface of the second nitride semiconductor layer 104 preferably has a thickness of about 5 nm, because this allows suppression of a leakage current flowing between the source electrode 106 and the drain electrode 107 via the p-type nitride semiconductor layer 127 .
- the p-type nitride semiconductor layer 127 is not in contact with the source electrode 106 and the drain electrode 107 , but is partly removed, because this allows suppression of the leakage current flowing via the p-type nitride semiconductor layer 127 .
- the fabrication method described in the second embodiment is preferably used.
- the second method according to the second embodiment is preferably used.
- FIG. 15 is a cross-sectional view showing a structure of a FET 2 according to the third embodiment of the present invention.
- an insulating film 205 is provided on the upper surface of the second nitride semiconductor layer 104 , and a source electrode 206 , a drain electrode 207 , and a gate electrode 208 are provided on the upper surface of the second nitride semiconductor layer 104 .
- the gate electrode 208 is formed such that the portion thereof provided on the upper surface of the second nitride semiconductor layer 104 is asymmetrical with respect to the center axis of the bottom surface of the concave portion 110 a .
- the source electrode 206 and the drain electrode 207 extend through the second nitride semiconductor layer 104 .
- the buffer layer 102 , the first nitride semiconductor layer 103 , and the second nitride semiconductor layer 104 are stacked successively on the substrate 101 .
- the first nitride semiconductor layer 103 and the second nitride semiconductor layer 104 constitute the semiconductor multilayer 110 .
- the two-dimensional electron gas layer 109 is formed in the vicinity of the upper surface of the first nitride semiconductor layer 103 .
- the concave portion 110 a is formed in the second nitride semiconductor layer 104 to have a depth of not less than 15 nm. In other words, ⁇ Vp is not less than 2.5 V.
- the insulating film 205 is provided on the portion of the upper surface of the second nitride semiconductor layer 104 where the source electrode 206 , the drain electrode 207 , and the gate electrode 208 are not provided.
- the insulating film 205 there can be used one of a SiN film, a SiO 2 film, an AlN film, an Al 2 O 3 film, a CaF 2 film, and a HfO 2 film. Otherwise, a film obtained by stacking two or more of these films may also be used as the insulating film 205 .
- the thickness of the insulating film 205 is preferably not less than 1 nm and not more than 1000 nm, and is, e.g., 100 nm.
- an opening 205 a in the insulating film 205 is larger in size than the opening of the concave portion 110 a , which will be described later when a method for fabricating the FET 2 is described.
- the gate electrode 208 is provided on the upper surface of the second nitride semiconductor layer 104 so as to cover the opening of the concave portion 110 a , and is also buried in the concave portion 110 a .
- the length of the extended portion of the gate electrode is larger on the side with the drain electrode than on the side with the source electrode. As a result, it is possible to not only suppress the occurrence of the current collapse but also reduce the localization of an electric field between the gate electrode 208 and the drain electrode 207 . As a result, the breakdown voltage of the transistor can be improved.
- the source electrode 206 and the drain electrode 207 are provided on the upper surface of the second nitride semiconductor layer 104 to have the concave portion 110 a interposed therebetween, and also extend through the second nitride semiconductor layer 104 to reach the two-dimensional electron gas layer 109 . Since the side surface or lower surface of the source electrode 206 and the side surface or lower surface of the drain electrode 207 are in contact with the two-dimensional electron gas layer 109 , it becomes possible to reduce the ohmic contact resistance of each of the source electrode 206 and the drain electrode 207 .
- the FET 2 according to the present embodiment can be fabricated in accordance with, e.g., a method shown hereinbelow.
- the buffer layer 102 , the first nitride semiconductor layer 103 , and the second nitride semiconductor layer 104 are epitaxially grown successively on the substrate 101 .
- the concave portion 110 a is formed in the second nitride semiconductor layer 104 , and a source-electrode hole 110 b for forming the source electrode 206 and a drain-electrode hole 110 c for forming the drain electrode 207 are formed.
- the source-electrode hole 110 b and the drain-electrode hole 110 c are formed to reach the two-dimensional electron gas layer 109 .
- each of the source-electrode hole 110 b and the drain-electrode hole 110 c is formed to have a depth of, e.g., 65 nm.
- B ions e.g., are implanted to form the isolation regions 105 .
- the insulating film 205 is formed on the upper surface of the second nitride semiconductor layer 104 .
- the portions of the insulating film 205 where the gate electrode 208 , the source electrode 206 , and the drain electrode 207 are to be formed are removed to form electrode windows.
- the opening of the electrode window 205 a is preferably formed to be larger in size than the opening of the concave portion 110 a .
- the source electrode 206 is formed in the source-electrode hole 110 b and the drain electrode 207 is formed in the drain-electrode hole 110 c .
- a thermal treatment is performed to form ohmic contacts.
- the gate electrode 208 is buried in the concave portion 110 a and provided on the upper surface of the second nitride semiconductor layer 104 so as to cover the opening of the concave portion 110 a .
- the FET 2 according to the present embodiment can be fabricated.
- the occurrence of the current collapse can be suppressed in the same manner as in the first embodiment described above. Further, by providing the insulating film 205 on the upper surface of the second nitride semiconductor layer 104 , the surface states present at the surface of the second nitride semiconductor layer 104 can be reduced and the occurrence of the current collapse can be further suppressed.
- the gate electrode 208 into an asymmetrical structure, the breakdown voltage of the FET 2 can be improved.
- the electrode window such that it is larger in size than the opening of the concave portion 110 a in providing the gate electrode 208 , the production yield of the FET 2 can be improved.
- an insulating film (fourth insulating film) 215 may also be provided in the concave portion 110 a as in a FET 12 shown in FIG. 16 .
- the insulating film 215 is in contact with the bottom surface and inner wall surface of the concave portion 110 a , and is also in contact with the insulating film 205 .
- the gate electrode 208 is in contact with the upper surface of the insulating film 215 .
- FIG. 17 is a cross-sectional view showing a structure of a FET 3 according to the fourth embodiment of the present invention.
- a second insulating film 307 is provided on the bottom surface of the concave portion 110 a .
- portions different from those of the first embodiment will be primarily shown.
- the buffer layer 102 , the first nitride semiconductor layer 103 , and the second nitride semiconductor layer 104 are successively stacked on the substrate 101 .
- the first nitride semiconductor layer 103 and the second nitride semiconductor layer 104 constitute the semiconductor multilayer 110 .
- the two-dimensional electron gas layer 109 is formed in the vicinity of the upper surface of the first nitride semiconductor layer 103 .
- the concave portion 110 a is formed in the second nitride semiconductor layer 104 to have a depth of not less than 15 nm. In other words, ⁇ Vp is not less than 2.5 V.
- the second insulating film 307 is interposed between the lower surface of a gate electrode 308 and the bottom surface of the concave portion 110 a .
- the second insulating film 307 there can be used one of a SiN film, a SiO 2 film, an AlN film, an Al 2 O 3 film, a CaF 2 film, and a HfO 2 film. Otherwise, a film obtained by stacking two or more of these films may also be used.
- the thickness of the second insulating film 307 is preferably not less than 1 nm and not more than 500 nm, and is, e.g., 100 nm. This improves the adhesion of the gate electrode 308 to the bottom surface of the concave portion 110 a and can prevent the gate electrode 308 from peeling off the concave portion 110 a.
- the gate electrode 308 is provided on the upper surface of the second nitride semiconductor layer 104 so as to cover the opening of the concave portion 110 a , and also on the upper surface of the second insulating film 307 in the concave portion 110 a.
- FIGS. 18A to 18G are cross-sectional view illustrating a method for fabricating the FET 3 according to the present embodiment.
- the buffer layer 102 , the first nitride semiconductor layer 103 , and an undoped Al 0.25 GaN layer (grown layer) 314 are epitaxially grown successively on the surface of the substrate 101 using, e.g., a MOCVD method (step (a)).
- the second insulating film 307 is provided on the portion of the upper surface of the undoped Al 0.25 GaN layer 314 where the gate electrode 308 is to be formed by using a plasma CVD method (step (b)).
- the undoped Al 0.25 GaN layer 314 is re-grown (step (c)).
- the second insulating film 307 serves as a mask
- the undoped Al 0.25 GaN layer is not re-grown on the portion of the upper surface of the undoped Al 0.25 GaN layer 314 where the second insulating film 307 is formed.
- the undoped Al 0.25 GaN layer 314 is re-grown on the portion of the upper surface of the undoped Al 0.25 GaN layer 314 where the second insulating film 307 is not formed.
- the second nitride semiconductor layer 104 is formed on the upper surface of the first nitride semiconductor layer 103 , and the concave portion 110 a having the bottom surface composed of the second insulating film 307 is formed in the second nitride semiconductor layer 104 .
- the concave portion 110 a By thus forming the concave portion 110 a through the regrowth of the undoped Al 0.25 GaN layer 314 , the following two advantages are offered compared with the case where the concave portion 110 a is formed by etching the second nitride semiconductor layer 104 .
- the first advantages is that, because the depth of the concave portion 110 a can be easily controlled, the production yield of the FET 3 is improved.
- the second advantage is that, because damage is not induced by dry etching in the inner wall surface of the concave portion 110 a , the gate characteristic of the FET 3 can be improved.
- the source-electrode hole 110 b and the drain-electrode hole 110 c are formed by using a dry etching method to reach the two-dimensional electron gas layer 109 .
- B ions e.g., are implanted to form the isolation regions 105 .
- the insulating film 205 is formed on the upper surface of the second nitride semiconductor layer 104 . Then, as shown in FIG. 18E , the insulating film 205 is partly removed by using a dry etching method to form the respective electrode windows for forming the source electrode 206 , the drain electrode 207 , and the gate electrode 308 . At this time, the gate electrode-window is preferably formed to be larger in size than the opening of the hole.
- the source electrode 206 and the drain electrode 207 are formed by using, e.g., an electron beam deposition method and a lift-off method. Thereafter, a thermal treatment is performed to form ohmic contacts.
- the gate electrode 308 is provided on the upper surface of the second nitride semiconductor layer 104 so as to cover the opening of the concave portion 110 a , and also on the upper surface of the second insulating film 307 in the concave portion 110 a by using a electron beam deposition and a lift-off method (step (d)).
- the FET 3 according to the present embodiment can be fabricated.
- the occurrence of the current collapse can be suppressed in the same manner as in the third embodiment described above.
- the gate electrode 308 is provided in the concave portion 110 a with the second insulating film 307 interposed therebetween, it becomes possible to improve the adhesion of the gate electrode 308 .
- the concave portion 110 a in the second nitride semiconductor layer 104 is formed by growing the second nitride semiconductor layer 104 in two steps, the depth of the concave portion 110 a can be controlled more easily than in the case where the concave portion 110 a is formed by using a dry etching method.
- damage is not induced by dry etching in the inner surface of the concave portion 110 a , it becomes possible to obtain an excellent gate characteristic.
- FIG. 19 is a cross-sectional view showing a structure of a FET 4 according to the fifth embodiment of the present invention.
- a third insulating film 405 is provided on the bottom surface and also inner wall surface of the concave portion 110 a .
- portions different from those of the first embodiment will be primarily shown.
- the buffer layer 102 , the first nitride semiconductor layer 103 , and the second nitride semiconductor layer 104 are successively stacked on the substrate 101 .
- the first nitride semiconductor layer 103 and the second nitride semiconductor layer 104 constitute the semiconductor multilayer 110 .
- the two-dimensional electron gas layer 109 is formed in the vicinity of the upper surface of the first nitride semiconductor layer 103 .
- the concave portion 110 a is formed in the second nitride semiconductor layer 104 to have a depth of not less than 15 nm. In other words, ⁇ Vp is not less than 2.5 V.
- the third insulating film 405 is provided on the portions of the upper surface of the second nitride semiconductor layer 104 where the source electrode 206 and the drain electrode 207 are not provided, and also on the bottom surface and inner wall surface of the concave portion 110 a . Since the third insulating film 405 is provided also on the bottom surface and inner wall surface of the concave portion 110 a , it is possible to reduce a gate leakage current and improve the breakdown voltage of the FET 4 . As the third insulating film 405 , a film made of generally the same material and having the same thickness as the insulating film 205 used in the third embodiment described above can be used.
- a gate electrode 408 covers the opening of the concave portion 110 a and is provided on the upper surface of the second nitride semiconductor layer 104 coated with the third insulating film 405 .
- the FET 4 according to the present embodiment can be fabricated in accordance with a method shown hereinbelow.
- the buffer layer 102 , the first nitride semiconductor layer 103 , and the second nitride semiconductor layer 104 are epitaxially grown successively on the surface of the substrate 101 .
- the concave portion 110 a is formed in the surface of the second nitride semiconductor layer 104 , and the source-electrode hole 110 b for forming the source electrode 206 and the drain-electrode hole 110 c for forming the drain electrode 207 are formed.
- boron ions e.g., are implanted to form the isolation regions 105 .
- the third insulating film 405 is formed on the upper surface of the second nitride semiconductor layer 104 .
- the third insulating film 405 is also formed on the bottom surface and inner side wall of the concave portion 110 a .
- the third insulating film 405 may also be formed on the upper surface of the second nitride semiconductor layer 104 on which the insulating film 205 is formed in the same manner as in the third embodiment described above.
- the portions of the third insulating film 405 where the source electrode 206 and the drain electrode 207 are to be formed are removed to form the electrode window for the source electrode 206 and the electrode window for the drain electrode 207 .
- the source electrode 206 and the drain electrode 207 are formed. Thereafter, a thermal treatment is performed to form ohmic contacts.
- the gate electrode 408 is provided on the upper surface of the second nitride semiconductor layer 104 coated with the third insulating film 405 so as to cover the opening of the concave portion 110 a .
- the FET 4 according to the present embodiment can be fabricated.
- the occurrence of the current collapse can be suppressed in the same manner as in the first embodiment described above.
- the third insulating film 405 is provided on the bottom surface and inner wall surface of the concave portion 110 a , it is possible to reduce the gate leakage current and improve the breakdown voltage of the FET 4 .
- FIG. 20 is a cross-sectional view showing a structure of a FET 5 according to the sixth embodiment of the present invention.
- the first nitride semiconductor layer 103 , the second nitride semiconductor layer 104 , and an etching stop layer 503 constitute a semiconductor multilayer 510 .
- the buffer layer 102 , the first nitride semiconductor layer 103 , the etching stop layer 503 , and the second nitride semiconductor layer 104 are successively stacked on the substrate 101 .
- the two-dimensional electron gas layer 109 is formed.
- the source electrode 206 and the drain electrode 207 are provided on the upper surface of the second nitride semiconductor layer 104 to have a concave portion 510 a interposed therebetween, and are also formed to extend through the second nitride semiconductor layer 104 and the etching stop layer 503 to reach the two-dimensional electron gas layer 109 .
- the concave portion 510 a extends through the second nitride semiconductor layer 104 to have the bottom surface thereof formed of the upper surface of the etching stop layer 503 .
- the etching stop layer 503 is composed of a nitride semiconductor layer having a band gap larger than that of the second nitride semiconductor layer 104 , such as, e.g., an AlGaN layer or an AlN layer. Because the composition ratio of Al is larger in the etching stop layer 503 than in the second nitride semiconductor layer 104 , the etching stop layer 503 has an etching rate lower than that of the second nitride semiconductor layer 104 , and therefore functions as an etching stopper.
- the etching stop layer 503 is, e.g., an undoped AlN layer.
- the thickness of the etching stop layer 503 is preferably not less than 1 nm and not more than 50 nm, and is, e.g., 5 nm.
- the FET 5 according to the present embodiment can be fabricated in accordance with, e.g., a method shown hereinbelow.
- the buffer layer 102 , the first nitride semiconductor layer 103 , the etching stop layer 503 , and the second nitride semiconductor layer 104 are epitaxially grown successively on the surface of the substrate 101 .
- the concave portion 510 a is formed in the surface of the second nitride semiconductor layer 104 . Since the dry etching rate of the etching stop layer 503 is lower than that of the second nitride semiconductor layer 104 , the etching stops at the surface of the etching stop layer 503 . As a result, the concave portion 510 a can be formed with excellent reproducibility. Thereafter, a source-electrode hole 510 b for forming the source electrode 206 and a drain-electrode hole 510 c for forming the drain electrode 207 are formed.
- a source-electrode hole 510 b for forming the source electrode 206 and a drain-electrode hole 510 c for forming the drain electrode 207 are formed.
- boron ions e.g., are implanted to form the isolation regions 105 .
- the insulating film 205 is formed on the upper surface of the second nitride semiconductor layer 104 .
- the insulating film 205 is partly etched to form the respective electrode windows for the source electrode 206 , the drain electrode 207 , and a gate electrode 508 .
- the source electrode 206 and the drain electrode 207 are formed. Thereafter, a thermal treatment is performed to form ohmic contacts.
- the gate electrode 508 is buried in the concave portion 510 a and provided on the upper surface of the second nitride semiconductor layer 104 so as to cover the opening of the concave portion 510 a .
- the FET 5 according to the present embodiment can be fabricated.
- the occurrence of the current collapse can be suppressed in the same manner as in the first embodiment described above.
- the etching stop layer 503 is provided, the depth of the concave portion 510 a can be easily controlled.
- FIG. 21 is a cross-sectional view showing a structure of a FET 6 according to the seventh embodiment of the present invention.
- an n-type nitride semiconductor layer (n-type nitride-based compound semiconductor layer) 604 is provided on the upper surface of the second nitride semiconductor layer 104 , and a concave portion 610 a is formed in the n-type nitride semiconductor layer 604 , which will be shown specifically hereinbelow.
- the buffer layer 102 , the first nitride semiconductor layer 103 , the second nitride semiconductor layer 104 , and the n-type nitride semiconductor layer 604 are successively stacked on the substrate 101 .
- the first nitride semiconductor layer 103 , the second nitride semiconductor layer 104 , and the n-type nitride semiconductor layer 604 constitute a semiconductor multilayer 610 .
- the two-dimensional electron gas layer 109 is formed.
- any nitride semiconductor layer presenting an n-type polarity conductivity is appropriate, such as, e.g., a GaN layer or an AlGaN layer each doped with Si.
- the GaN layer doped with Si can be formed as a film thicker than the AlGaN layer doped with Si without incurring a crack. Such a thicker film is preferred, because this can increase the depth of a recessed portion.
- the source electrode 206 and the drain electrode 207 are formed to extend through the n-type nitride semiconductor layer 604 and the second nitride semiconductor layer 104 to reach the two-dimensional electron gas layer 109 .
- a gate electrode 608 is formed to extend through the n-type nitride semiconductor layer 604 and reach the upper surface of the second nitride semiconductor layer 104 .
- first and second trenches 610 d and 610 e are formed in the n-type nitride semiconductor layer 604 .
- the first trench 610 d is formed between the gate electrode 608 and the source electrode 206 .
- the second trench 610 e is formed between the gate electrode 608 and the drain electrode 207 .
- first and second trenches 610 d and 610 e are thus farmed, a leakage current flowing via the n-type nitride semiconductor layer 604 can be reduced.
- first and second trenches only either one may be formed appropriately.
- the configuration of each of the first and second trenches is not limited provided that the n-type nitride semiconductor layer 604 is removed.
- An insulating film 605 is provided on the portions of the n-type nitride semiconductor layer 604 where the source electrode 206 , the drain electrode 207 , and the gate electrode 608 are not provided, and also on the respective bottom surfaces and inner wall surfaces of the first and second trenches 610 d and 610 e.
- the FET 6 according to the present embodiment can be fabricated in accordance with a method shown hereinbelow.
- the buffer layer 102 , the first nitride semiconductor layer 103 , the second nitride semiconductor layer 104 , and the n-type nitride semiconductor layer 604 are epitaxially grown successively on the surface of the substrate 101 .
- the n-type nitride semiconductor layer 604 used herein is made of, e.g., Si-doped GaN.
- the impurity concentration in the n-type nitride semiconductor layer 604 is preferably not less than 5 ⁇ 10 16 cm ⁇ 3 and not more than 5 ⁇ 10 19 cm ⁇ 3 , and is, e.g., 1 ⁇ 10 18 cm ⁇ 3 .
- the film thickness of the n-type nitride semiconductor layer 604 is preferably not less than 3 nm and not more than 200 nm, and is, e.g., 20 nm.
- the concave portion 610 a , a source-electrode hole 610 b , a drain-electrode hole 610 c , the first trench 610 d , and the second trench 610 e are formed in the surface of the n-type nitride semiconductor layer 604 .
- boron ions e.g., are implanted to form the isolation regions 105 .
- the insulating film 605 is formed on the upper surface of the n-type nitride semiconductor layer 604 .
- the insulating film 605 is also formed on the respective bottom surfaces and inner wall surfaces of the first and second trenches 610 d and 610 e.
- the insulating film 605 is partly etched to form the respective electrode windows for the source electrode 206 , the drain electrode 207 , and the gate electrode 608 .
- the source electrode 206 and the drain electrode 207 are formed. Thereafter, a thermal treatment is performed to form ohmic contacts.
- the gate electrode 608 is buried in the concave portion 610 a and provided on the upper surface of the n-type nitride semiconductor layer 604 so as to cover the opening of the concave portion 610 a .
- the FET 6 according to the present embodiment can be fabricated.
- the present invention may also assume the structures shown below.
- the concave portion is not limited to the configuration shown in FIG. 1 or the like and may also have another configuration such as a U-shaped configuration or a V-shaped configuration.
- Each of the source electrode and the drain electrode may be provided on the upper surface of the semiconductor multilayer as shown in FIG. 1 , or may be in contact with the first nitride semiconductor layer to reach the two-dimensional electron gas layer, as shown in FIG. 15 or the like.
- the length of the portion of the gate electrode extended over the semiconductor multilayer may be either equal on each of the side with the source electrode and the side with the drain electrode as shown in FIG. 1 , or larger on the side with the drain electrode than on the side with the source electrode, as shown in FIG. 15 or the like.
- Each of the FETs according to the first to fifth and seventh embodiments may also comprise an etching stop layer.
- the concave portion is formed by using the etching method, while the concave portion is formed by using a regrowth method in the fourth embodiment.
- a method for forming the concave portion is not particularly limited.
- the concave portion may also be formed by using an etching method.
- the concave portions may also be each formed by using a regrowth method.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
In FET, a second nitride semiconductor layer is provided on a first nitride semiconductor layer, and a source electrode and a drain electrode are each provided to have at least a portion thereof in contact with the second nitride semiconductor layer. A concave portion is formed in the upper surface of the second nitride semiconductor layer to be located between the source electrode and the drain electrode. A gate electrode is provided over the concave portion to cover the opening of the concave portion.
Description
- This application is a Divisional of U.S. patent application Ser. No. 12/023,461, filed on Jan. 31, 2008, claiming priority of Japanese Application Nos. 2007-020509, filed on Jan. 31, 2007 and 2007-312701, filed on Dec. 3, 2007, the entire contents of each of which are hereby incorporated by reference.
- The present invention relates to a semiconductor device and a method for fabricating the same and, more particularly, to a semiconductor device having a nitride-based compound semiconductor layer and a method for fabricating the same.
- A Group III nitride-based compound semiconductor (hereinafter referred to as “Group III nitride semiconductor”) represented by gallium nitride (GaN) shows a breakdown field and a saturation electron velocity which are higher than those shown by silicon (Si) and gallium arsenide (GaAs). Therefore, a field effect transistor (hereinafter abbreviated as “FET”) using a group III nitride semiconductor is regarded as promising as a next-generation high-frequency device or high-power switching device and has been widely investigated.
- In general, high-density trap states (surface states) exist at a surface of a group III nitride semiconductor so that carriers are trapped. Because of this, when a switching device, e.g., is produced by using a group III nitride semiconductor, the carriers trapped by the trap states cannot follow switching during high-speed switching. As a result, a phenomenon in which a drain current decreases, i.e., so-called current collapse occurs. As a method for suppressing the occurrence of the current collapse, the following solution has been known.
- For example, as shown in
FIG. 22 , in Japanese Laid-Open Patent Publication No. 2002-359256, a GaN-basedpassivation layer 904 is provided on the upper surface of acarrier supply layer 903, and apassivation film 905 made of silicon nitride (SiN) covers the respective surface portions of the GaN-basedpassivation layer 904 located between agate electrode 906 and asource electrode 907 and between thegate electrode 906 and adrain electrode 907. The arrangement allows a reduction in trap states at a group III nitride semiconductor. InFIG. 22 , 901 denotes a substrate and 902 denotes a carrier transport layer. - On the other hand, it is disclosed in Japanese Laid-Open Patent Publication No. 2004-200248 that the upper surface of a Group III nitride semiconductor is covered with a silicon nitride film and a field plate electrode.
- It is also disclosed in Japanese Laid-Open Patent Publication No. 2005-210105 that a recess is formed in the portion of a group III nitride semiconductor layer located under a gate electrode to provide a spike gate electrode, whereby frequency dispersion is suppressed.
- Of the technologies disclosed in Japanese Laid-Open Patent Publication Nos. 2002-359256, 2004-200248, and 2005-210105, the one disclosed in Japanese Laid-Open Patent Publication No. 2005-210105 is preferably used, because this allows effective suppression of the influence of the trap states. However, because Japanese Laid-Open Patent Publication No. 2005-210105 does not disclose a specific problem solving method, it is difficult to fabricate a semiconductor device having a group III nitride semiconductor reproducibly.
- By contrast, in a semiconductor device according to the present invention, the occurrence of the current collapse can be suppressed with excellent reproducibility, which will be shown specifically hereinbelow.
- The semiconductor device according to the present invention comprises: a substrate; a semiconductor multilayer; a source electrode; a drain electrode; a gate electrode; and a concave portion. The semiconductor multilayer has a first nitride-based compound semiconductor layer and a second nitride-based compound semiconductor layer. The first nitride-based compound semiconductor layer is provided over the substrate and the second nitride-based compound semiconductor layer is provided over the first nitride-based compound semiconductor layer. The second nitride-based compound semiconductor layer has a band gap larger than that of the first nitride-based compound semiconductor layer. The source electrode and the drain electrode are each provided to have at least a portion thereof in contact with the semiconductor multilayer. The concave portion is provided on an upper surface of the semiconductor multilayer to be located between the source electrode and the drain electrode, and is concaved in a thickness direction of the semiconductor multilayer. The gate electrode is provided over the concave portion to cover an opening of the concave portion.
- In the structure described above, when the semiconductor device is in an OFF state, the influence exerted by a depletion layer resulting from surface states on a channel can be suppressed, and the occurrence of the current collapse can be suppressed.
- In the semiconductor device according to the present invention, a difference ΔVp between the threshold voltages preferably satisfies ΔVp=Vp1−Vp2≧2.5 V, wherein Vp1 is a threshold voltage of a transistor having a gate electrode formed in contact with a bottom surface of the concave portion and Vp2 is a threshold voltage of a transistor having a gate electrode formed in contact with the upper surface of the semiconductor multilayer. This allows effective suppression of the occurrence of the current collapse.
- In the semiconductor device according to the present invention, a depth of the concave portion is preferably not less than 15 nm.
- In the semiconductor device according to the present invention, the semiconductor multilayer may further have an n-type nitride-based compound semiconductor layer provided as an uppermost layer over the second nitride-based compound semiconductor layer. In this case, at least one of a portion of the n-type nitride-based compound semiconductor layer located between the gate electrode and the source electrode and a portion of the n-type nitride-based compound semiconductor layer located between the gate electrode and the drain electrode is preferably removed. This allows a reduction in leakage current flowing via the n-type nitride-based compound semiconductor layer.
- In the semiconductor device according to the present invention, each of the source electrode and the drain electrode preferably has a portion thereof in contact with the first nitride-based compound semiconductor layer. This allows a reduction in the ohmic contact resistance of each of the source electrode and the drain electrode.
- In the semiconductor layer according to the present invention, the second nitride-based compound semiconductor layer preferably includes a nitride-based compound semiconductor layer having a band gap larger than that of the second nitride-based compound semiconductor layer. As a result, the nitride-based compound semiconductor layer having the band gap larger than that of the second nitride-based compound semiconductor layer functions as an etching stop layer, and it becomes possible to control the depth of the concave portion with excellent reproducibility.
- In a preferred embodiment described later, the gate electrode is in contact with a bottom surface of the concave portion and with a portion of the upper surface of the semiconductor multilayer.
- In this case, the semiconductor device according to the present invention preferably further comprises: an insulating film in contact with a portion of the upper surface of the semiconductor multilayer and opened to expose the concave portion, wherein the gate electrode preferably has a portion thereof provided over the insulating film. This allows a reduction in the surface states present at the upper surface of the semiconductor multilayer. In addition, when the opening in the insulating film is larger in size than the opening of the concave portion in the vicinity of the opening of the concave portion, the production yield of the semiconductor device can be improved.
- Preferably, the semiconductor device according to the present invention further comprises: a second insulating film provided between the gate electrode and a bottom surface of the concave portion. This allows an improvement in the adhesion of the gate electrode to the bottom surface of the concave portion.
- Preferably, the semiconductor device according to the present invention further comprises: a third insulating film in contact with the concave portion and with a portion of the upper surface of the semiconductor multilayer, wherein the gate electrode is in contact with an upper surface of the third insulating film. This allows a reduction in gate leakage current.
- The semiconductor device according to the present invention may further comprise: a fourth insulating film provided to be in contact with a bottom surface of the concave portion and located between the gate electrode and the insulating film.
- Preferably, a length of an extended portion of the gate electrode located over the semiconductor multilayer is larger on a side with the drain electrode than on a side with the source electrode. This allows a reduction in the localization of an electric field between the gate electrode and the drain electrode.
- In another preferred embodiment described later, the semiconductor device according to the present invention further comprises: a p-type nitride-based compound semiconductor layer provided to cover the opening of the concave portion and to be located between the gate electrode and the semiconductor multilayer, wherein the p-type nitride-based compound semiconductor works as a part of a terminal for controlling a current between the source and the drain by applying a voltage. As a result, it is possible to not only suppress the occurrence of the current collapse, but also implement a normally-OFF operation.
- In this case, an impurity concentration in an outermost surface layer of the p-type nitride-based compound semiconductor layer is preferably higher than an impurity concentration in the portion of the p-type nitride-based compound semiconductor layer other than the outermost surface layer. This allows a reduction in gate resistance.
- In addition, a film thickness of a portion of the p-type nitride-based compound semiconductor layer located over a bottom surface of the concave portion is preferably larger than a film thickness of a portion of the p-type nitride-based compound semiconductor layer located on the upper surface of the semiconductor multilayer. This makes it possible to reduce the surface states present at the surface of the semiconductor multilayer and further suppress the current collapse.
- A first method for fabricating a semiconductor device according to the present invention comprises: (a) growing a first nitride-based compound semiconductor layer and a grown layer composed of a second nitride-based compound semiconductor layer over a substrate; (b) providing a mask on a portion of an upper surface of the grown layer; (c) after the step (b), re-growing the grown layer to form the second nitride-based compound semiconductor layer having a concave portion with a bottom surface composed of the portion of the grown layer where the mask is formed on the first nitride-based compound semiconductor layer; and (d) forming a source electrode and a drain electrode such that each of the source electrode and the drain electrode has a portion thereof in contact with the second nitride-based compound semiconductor layer and forming a gate electrode so as to cover an opening of the concave portion.
- A second method for fabricating a semiconductor device according to the present invention comprises: (e) growing a first nitride-based compound semiconductor layer and a second nitride-based compound semiconductor layer over a substrate; (f) forming a concave portion in an upper surface of the second nitride-based compound semiconductor layer; (g) after the step (f), growing a p-type nitride-based compound semiconductor layer to cover an opening of the concave portion; and (h) forming a source electrode and a drain electrode such that each of the source electrode and the drain electrode has a portion thereof in contact with the second nitride-based compound semiconductor layer and forming a gate electrode over the p-type nitride-based compound semiconductor layer.
-
FIG. 1 is a cross-sectional view showing a structure of a FET according to a first embodiment of the present invention; -
FIG. 2A is a view schematically showing a transistor operation in the FET according to the first embodiment andFIG. 2B is a view schematically showing a transistor operation in a FET according to a conventional embodiment; -
FIG. 3A is a graph showing a drain current flow in the FET according to the first embodiment when a dc voltage and a pulse voltage were applied thereto andFIG. 3B is a graph showing a drain current flow in the FET according to the conventional embodiment when a dc voltage and a pulse voltage were applied thereto; -
FIG. 4 is a graph showing the result of examining the current ratio (Ids_pulse/Ids—0) relative to the depth of a concave portion for the FET according to the first embodiment; -
FIG. 5 is a graph showing the result of examining the current ratio (Ids_pulse/Ids—0) relative to a threshold voltage difference ΔVp for the FET according to the first embodiment; -
FIG. 6 is a graph showing the result of simulating the current ratio (Ids_pulse/Ids—0) relative to the composition ratio of Al in a second nitride semiconductor layer and to the depth of the concave portion for the FET according to the first embodiment; -
FIG. 7 is a cross-sectional view showing a structure of a FET according to a second embodiment of the present invention; -
FIG. 8 is an energy band diagram under the gate electrode of the FET according to the second embodiment; -
FIG. 9A is a graph showing a drain current flow in the FET according to the second embodiment andFIG. 9B is a graph showing a transconductance when a drain current flows in the FET according to the second embodiment and a gate voltage were varied; -
FIG. 10 is a graph showing a drain current flow in the FET according to the second embodiment when a dc voltage and a pulse voltage were applied thereto; -
FIGS. 11A to 11E are cross-sectional views illustrating the steps of fabricating the FET according to the second embodiment; -
FIGS. 12A and 12B are cross-sectional views showing a first example of some of the steps of fabricating the FET according to the second embodiment; -
FIGS. 13A and 13B are cross-sectional views showing a second example of some of the steps of fabricating the FET according to the second embodiment; -
FIG. 14 is a cross-sectional view showing a structure of a FET according to a first variation of the second embodiment; -
FIG. 15 is a cross-sectional view showing a structure of a FET according to a third embodiment of the present invention; -
FIG. 16 is a cross-sectional view showing another structure of the FET according to the third embodiment; -
FIG. 17 is a cross-sectional view showing a structure of a FET according to a fourth embodiment of the present invention; -
FIGS. 18A to 18G are cross-sectional views illustrating the steps of fabricating the FET according to the fourth embodiment; -
FIG. 19 is a cross-sectional view showing a structure of a FET according to a fifth embodiment of the present invention; -
FIG. 20 is a cross-sectional view showing a structure of a FET according to a sixth embodiment of the present invention; -
FIG. 21 is a cross-sectional view showing a structure of a FET according to a seventh embodiment of the present invention; and -
FIG. 22 is a cross-sectional view showing a structure of a FET according to a conventional embodiment. - Referring now to the drawings, the embodiments of the present invention will be described hereinbelow in detail. Although a field effect transistor (FET) is described as an example of a semiconductor device in each of the following embodiments, the present invention is not limited to the following embodiments. In the following embodiments, substantially the same components are denoted by the same reference numerals, and repeated description thereof may thus be omitted.
-
FIG. 1 is a cross-sectional view showing a structure of aFET 1 according to the first embodiment of the present invention. - The
FET 1 according to the present embodiment comprises: asubstrate 101; abuffer layer 102; a first nitride semiconductor layer (first nitride-based compound semiconductor) 103; a second nitride semiconductor layer (second nitride-based compound semiconductor layer) 104;isolation regions 105; asource electrode 106; adrain electrode 107; and agate electrode 108. In the secondnitride semiconductor layer 104, aconcave portion 110 a is formed to be concaved in the thickness direction of the secondnitride semiconductor layer 104. - Specifically, as shown in
FIG. 1 , thebuffer layer 102, the firstnitride semiconductor layer 103, and the secondnitride semiconductor layer 104 are successively stacked on thesubstrate 101. The firstnitride semiconductor layer 103 and the secondnitride semiconductor layer 104 constitute asemiconductor multilayer 110. A heterojunction is formed between the secondnitride semiconductor layer 104 and the firstnitride semiconductor layer 103. As a result, a two-dimensionalelectron gas layer 109 is formed in the vicinity of the upper surface of the firstnitride semiconductor layer 103. Theisolation regions 105 are formed on the side surfaces of thesemiconductor multilayer 110. Asource electrode 106 and adrain electrode 107 are provided on the upper surface of the secondnitride semiconductor layer 104 to have theconcave portion 110 a interposed therebetween. Agate electrode 108 is provided on the upper surface of the secondnitride semiconductor layer 104 so as to cover the opening of theconcave portion 110 a, and is also buried in theconcave portion 110 a. Thus, since theFET 1 according to the present embodiment has a recessed gate structure, it is possible to reduce the influence exerted by surface states present at the surface of the secondnitride semiconductor layer 104 on a channel, and suppress the occurrence of current collapse. - The specific materials of the semiconductor layers constituting the
FET 1 according to the present embodiment and the like will be shown hereinbelow. Thesubstrate 101 is preferably a sapphire substrate, but it is also possible to use a SiC substrate, a Si substrate, a GaN substrate, or the like for thesubstrate 101. Thebuffer layer 102 is a layer made of, e.g., aluminum nitride (AlN). Preferably, the secondnitride semiconductor layer 104 contains Al. In an example of the combination of the firstnitride semiconductor layer 103 and the secondnitride semiconductor layer 104, the firstnitride semiconductor layer 103 is an undoped GaN layer and the secondnitride semiconductor layer 104 is an undoped Al0.25GaN layer. The first and second nitride semiconductor layers 103 and 104 need not be undoped layers. An Al composition in an AlGaN layer (second nitride semiconductor layer 104) may also be varied in the thickness direction. For example, the secondnitride semiconductor layer 104 may be formed such that the Al composition value gradually increases from the interface with the firstnitride semiconductor layer 103 with approach toward the upper surface of the secondnitride semiconductor layer 104. Otherwise, the secondnitride semiconductor layer 104 may also obtained by stacking two or more semiconductor layers having different Al composition values. In another example of the combination, both of the first and second nitride semiconductor layers 103 and 104 are AlGaN layers, and the composition ratio of Al is higher in the secondnitride semiconductor layer 104 than in the firstnitride semiconductor layer 103. It is also possible for each of the first and second nitride semiconductor layers 103 and 104 to contain In. The wording “undoped” means that intentional doping with an impurity is not performed during growth. It is sufficient for theisolation regions 105 to be higher in resistance than the portion other than theisolation regions 105. For example, theisolation regions 105 are formed by the implantation of an impurity such as boron (B). Each of thesource electrode 106 and thedrain electrode 107 preferably has a multilayer structure of titanium (Ti) and aluminum (Al). Thegate electrode 108 is preferably made of a metal capable of forming a Schottky junction with the secondnitride semiconductor layer 104, such as palladium (Pd), nickel (Ni), or platinum (Pt) having a large work function. - The specific layer thicknesses of the
substrate 101 constituting theFET 1 according to the present embodiment and the like will be shown below. The thickness of thesubstrate 101 is preferably not less than 10 μm and not more than 1000 μm, and is, e.g., 450 μm. The thickness of thebuffer layer 102 is preferably not less than 10 nm and not more than 500 nm, and is, e.g., 100 nm. The thickness of the firstnitride semiconductor layer 103 is preferably not less than 0.01 μm and not more than 8 μm, and is, e.g., 2 μm. The thickness of the secondnitride semiconductor layer 104 is preferably not less than 1 nm and not more than 100 nm, and is, e.g., 45 nm. - The current collapse indicates a state in which, when carriers are trapped by surface states present at a surface of a nitride semiconductor layer and remain trapped for a long time, a drain current decreases upon switching of a transistor from the OFF state to the ON state. A description will be given hereinbelow to the cause of the occurrence of the current collapse in a FET with reference to
FIGS. 2A and 2B .FIG. 2A is a view schematically showing adepletion layer 51 in theFET 1 according to the present embodiment.FIG. 2B is a view schematically showing thedepletion layer 51 in a FET (hereinafter referred to as the “conventional FET”) which does not have a recessed gate structure. - The following is a conceived cause of the occurrence of the current collapse. In general, in a FET having a heterojunction surface such as the
FET 1 according to the present embodiment, when a voltage is applied to the drain electrode, carriers flow in the two-dimensional electron gas layer present in the vicinity of the heterojunction, resulting in a drain current. In a FET having a nitride semiconductor layer, a surface state density at a surface of the nitride semiconductor layer is high, and a depletion layer (depletion layer resulting from surface states) is formed due to the high surface state density. When the depletion layer reaches the two-dimensional electron gas layer, the resistance of the two-dimensional electron gas layer becomes high so that a drain current decreases to cause the current collapse. - The depletion layer resulting from surface states is present on a side of a gate electrode. In
FIGS. 2A and 2B , thedepletion layer 51 is also present under thegate electrode 108, but the depletion layer present under thegate electrode 108 is adepletion layer 51 a (depletion layer resulting from a Schottky junction) which results from the Schottky junction between thegate electrode 108 and the secondnitride semiconductor layer 104. In contrast to thedepletion layer 51 a resulting from a Schottky junction which changes in accordance with a gate voltage (specifically, it contracts when a positive gate voltage is applied), thedepletion layer 51 b resulting from surface states is less likely to change in response to the gate voltage (specifically, it does not contracts so greatly even when the gate voltage is applied). As a result, when the FET is switched from the OFF state to the ON state, thedepletion layer 51 a resulting from a Schottky junction contracts more significantly than thedepletion layer 51 b resulting from surface states, so that the lower surface of thedepletion layer 51 changes from L1 to L2. - Specifically, when the conventional FET is in the OFF state as shown in
FIG. 2B , each of thedepletion layer 51 a resulting from a Schottky junction and thedepletion layer 51 b resulting from surface states is present extensively in the two-dimensionalelectron gas layer 109. When the conventional FET is switched from the OFF state to the ON state, thedepletion layer 51 a resulting from a Schottky junction contracts more significantly than thedepletion layer 51 b resulting from surface states, as described above. As a result, thedepletion layer 51 a resulting from a Schottky layer is present above the two-dimensionalelectron gas layer 109, while thedepletion layer 51 b resulting from surface states is partly present inside the two-dimensionalelectron gas layer 109. Accordingly, the resistance of the two-dimensionalelectron gas layer 109 becomes high so that the current collapse occurs. - By contrast, in the
FET 1 according to the present embodiment, theconcave portion 110 a is formed in the secondnitride semiconductor layer 104. Since theconcave portion 110 a is thus formed in the secondnitride semiconductor layer 104, the film thickness of the secondnitride semiconductor layer 104 is larger than in the conventional FET to increase the distance between the upper surface of the secondnitride semiconductor layer 104 and the two-dimensionalelectron gas layer 109. As a result, even when theFET 1 is in the OFF state, the lower surface of thedepletion layer 51 b resulting from surface states is located above the two-dimensionalelectron gas layer 109, as shown inFIG. 2A . Therefore, in theFET 1 according to the present embodiment, the two-dimensionalelectron gas layer 109 is not affected by the depletion layer resulting from surface states irrespective of whether the FET is in the OFF state or in the ON state. This allows suppression of the occurrence of the current collapse. - Thus, by optimizing the depth of the
concave portion 110 a, the lower surface of thedepletion layer 51 a resulting from surface states is located above the two-dimensionalelectron gas layer 109 when theFET 1 is in the OFF state. As a result, it is possible to suppress the occurrence of the current collapse. - The present inventors have verified by experiment that, when the
gate electrode 108 has a recessed structure, the occurrence of the current collapse can be suppressed and optimized the depth of theconcave portion 110 a. - First, the present inventors have verified that, when the
gate electrode 108 has a recessed structure, the occurrence of the current collapse can be suppressed. Specifically, theFET 1 according to the present embodiment and the conventional FET were prepared and, by applying a dc voltage and a pulse voltage to each of the FETs, drain currents were measured. In the application of the pulse voltage, a pulse having a pulse width of 0.5 microseconds and a pulse interval of 1 millisecond was used. In theFET 1 according to the present embodiment, the depth of theconcave portion 110 a was adjusted to be 25 nm.FIG. 3A is a graph showing the drain current flow in theFET 1 according to the present embodiment.FIG. 3B is a graph showing the drain current flow in the conventional FET. InFIGS. 3A and 3B , each of the solid lines shows the result when the pulse voltage was applied, while each of the broken lines shows the result when the dc voltage was applied. As shown inFIGS. 3A and 3B , the gate voltage (Vg) was varied from −4 V to 1 V at 1 V steps. - When the occurrence of the current collapse has been suppressed in the FET, the drain current value (Ids_pulse) obtained by applying the pulse voltage to the FET is generally the same as the drain current value (Ids—0) obtained by applying the dc voltage to the FET. On the other hand, when the current collapse has occurred, the drain current value (Ids_pulse) obtained by applying the pulse voltage to the FET is smaller than the drain current value (Ids—0) obtained by applying the dc voltage to the FET.
- As shown in
FIG. 3B , in the conventional FET, the drain current (Ids_pulse) flows when the pulse voltage was applied was not more than ⅓ of the drain current (Ids—0) flow when the dc voltage was applied. By contrast, as shown inFIG. 3A , in theFET 1 according to the present embodiment, the drain current (Ids_pulse) flow when the pulse voltage was applied was generally the same as the drain current (Ids—0) flow when the dc voltage was applied. From this, it has been verified that the occurrence of the current collapse can be suppressed when thegate electrode 108 has a recessed structure. - Next, the present inventors have optimized the depth of the
concave portion 110 a. Specifically, FETs having the respectiveconcave portions 110 a at different depths were prepared each by using a GaN layer as the firstnitride semiconductor layer 103 and using an Al0.25GaN layer as the secondnitride semiconductor layer 104, and the current ratio (Ids_pulse/Ids—0) was measured for each of the FETs. The current ratio (Ids_pulse/Ids—0) is a ratio (Ids_pulse/Ids—0) between a drain current (Ids_pulse) flow when the pulse voltage is applied to the FET and the drain current (Ids—0) flow when the dc voltage is applied to the FET. As the current ratio (Ids_pulse/Ids—0) is closer to 1, it shows that the occurrence of the current collapse is suppressed more completely. -
FIG. 4 shows the result of the measurement. As shown inFIG. 4 , when the depth of theconcave portion 110 a was not less than 15 nm, the occurrence of the current collapse was suppressed successfully. Therefore, to suppress the occurrence of the current collapse, it is sufficient for the depth of theconcave portion 110 a to be not less than 15 nm. Preferably, the depth of theconcave portion 110 a is not less than 20 nm and, more preferably, not less than 25 nm. - In the approach described above, a collapse-free configuration has been realized by optimizing the depth of the
concave portion 110 a. The following is the realization of a collapse-free configuration approached from the viewpoint of the threshold voltage difference ΔVp between the transistors each having the recessedgate electrode 108. - The carrier concentration of a two-dimensional electron gas at an AlGaN/GaN heterojunction resulting from a polarization electric field is increased by increasing the film thickness of the AlGaN layer (second nitride semiconductor layer) as an electron supply layer. In other words, when the film thickness of the second nitride semiconductor layer increases, the threshold voltage shifts in the negative direction. Accordingly, when it is assumed that the threshold voltage of the transistor having the gate electrode formed in contact with the bottom surface of the concave portion is Vp1 and the threshold voltage of the transistor having the gate electrode formed in contact with the upper surface of the semiconductor multilayer is Vp2, Vp1 has a more positive voltage value than Vp2. As the depth of the
concave portion 110 a is increased, the threshold voltage difference ΔVp=Vp1−Vp2 is larger. The current collapse occurs as a result of the channel closed by a depletion layer resulting from surface states. Therefore, it is possible to hold the channel located sidewise under thegate electrode 108 in a normally-ON state by increasing ΔVp through the formation of theconcave portion 110 a and to suppress the occurrence of the current collapse by merely controlling the depletion layer located under the bottom surface of theconcave portion 110 a with thegate electrode 108. - The present inventors have also optimized the threshold difference ΔVp. Specifically, FETs having different threshold voltage differences ΔVp were prepared each by using a GaN layer as the first
nitride semiconductor layer 103 and using an Al0.25GaN layer as the secondnitride semiconductor layer 104, and the current ratio (Ids_pulse/Ids—0) was measured for each of the FETs.FIG. 5 shows the result of the measurement. As shown inFIG. 5 , to suppress the occurrence of the current collapse, it is sufficient for ΔVp to be not less than 2.5 V and, preferably, ΔVp is not less than 3 V. - The threshold voltage difference ΔVp can be measured by, e.g., the following two methods. In the first method, prior to the measurement of ΔVp, the composition ratio of Al in the second
nitride semiconductor layer 104 of a test transistor Tr0, the thickness of the secondnitride semiconductor layer 104 thereof, and the depth of theconcave portion 110 a thereof are measured. Then, two transistors Tr1 and Tr2 are produced. At this time, theconcave portion 110 a is not formed in either of the transistors Tr1 and Tr2, and the Al composition ratio in the secondnitride semiconductor layer 104 is controlled to be generally the same in each of the transistors Tr0, Tr1, and Tr2. The thickness of the secondnitride semiconductor layer 104 of the first transistor Tr1 is assumed to have a value obtained by subtracting the measured depth of theconcave portion 110 a from the thickness of the secondnitride semiconductor layer 104 of the transistor Tr0. The thickness of the secondnitride semiconductor layer 104 of the second transistor Tr2 is assumed to be the same as that of the secondnitride semiconductor layer 104 of the transistor Tr0. Subsequently, the threshold voltage Vp(Tr1) is measured in the transistor Tr1, and the threshold voltage Vp(Tr2) is measured in the transistor Tr2. Then, by subtracting Vp(Tr2) from VP(Tr1), ΔVp can be measured. - A threshold voltage is defined as follows. First, a drain voltage is set to an arbitrary value, and the transmission characteristic (variations in drain current (Ids) relative to a gate voltage (Vgs)) of a transistor is measured. Then, a curve is drawn by plotting the square roots (√Ids) of Ids as a Y-axis and plotting Vgs as an X-axis. A tangential line is drawn at the point where the gradient of the curve is maximum, and the value of Vgs at the intersection point between the tangential line and the X-axis (√Ids=0) is assumed to be the threshold voltage.
- In the second method, the Al composition ratio in the second
nitride semiconductor layer 104, the thickness of the secondnitride semiconductor layer 104, and the depth of theconcave portion 110 a are measured, and Vp1 and Vp2 are calculated using the following expression (1) to obtain ΔVp (=Vp1−Vp2). -
Vp=Φ b −ΔE c−(qn s d)/∈(V) (1) - where Φb is the height of a Schottky barrier, ΔEc is a band offset in a conduction band in each of the first
nitride semiconductor layer 103 and the secondnitride semiconductor layer 104, q is an amount of charge of electrons, ns is a sheet carrier density due to polarization, d is the thickness of the secondnitride semiconductor layer 104, and ∈ is the dielectric constant of the secondnitride semiconductor layer 104. - Further, the present inventors have simulated the relationship between the composition ratio of Al in the second
nitride semiconductor layer 104 and the depth of theconcave portion 110 a. Specifically, the depth of the concave portion at which ΔVp becomes not less than 2.5 V when the composition ratio of Al is varied on the assumption that the first nitride semiconductor layer is a GaN layer and the second nitride semiconductor layer is an AlxGa1-xN layer (0<x≦1). -
FIG. 6 shows the result of the simulation. The hatched region shown inFIG. 6 is a collapse free region (where the occurrence of the current collapse has been suppressed). It can be seen that, as the composition ratio of Al is smaller, the depth of the concave portion should be larger. - Such a
FET 1 can be fabricated in accordance with, e.g., a method shown hereinbelow. - First, the
buffer layer 102, the firstnitride semiconductor layer 103, and the secondnitride semiconductor layer 104 are epitaxially grown successively on the surface of thesubstrate 101 by, e.g., MOCVD (Metal Organic Chemical Vapor Deposition). - Next, by performing dry etching using, e.g., a chlorine (Cl2) gas, the
concave portion 110 a is formed in the surface of the secondnitride semiconductor layer 104. - Subsequently, boron ions, e.g., are implanted to form the
isolation regions 105. - Subsequently, by using, e.g., an electron beam deposition method and a lift-off method, the
source electrode 106 and thedrain electrode 107 are formed on the upper surface of the secondnitride semiconductor layer 104. Thereafter, a thermal treatment is performed to form ohmic contacts. - Then, by using, e.g., an electron beam deposition method and a lift-off method, the
gate electrode 108 is buried in theconcave portion 110 a and provided on the upper surface of the secondnitride semiconductor layer 104 so as to cover the opening of theconcave portion 110 a. In this manner, theFET 1 according to the present embodiment can be fabricated. -
FIG. 7 is a cross-sectional view showing a structure of aFET 11 according to the second embodiment of the present invention. - The
FET 11 according to the present embodiment is different from theFET 1 according to the first embodiment in that a p-typenitride semiconductor layer 117 is provided between the lower surface of agate electrode 118 and the bottom surface of theconcave portion 110 a. Specifically, the p-typenitride semiconductor layer 117 is provided in theconcave portion 110 a and also on the upper surface of the secondnitride semiconductor layer 104. In other words, the portion of the p-typenitride semiconductor layer 117 located over the bottom surface of theconcave portion 110 a is thicker than the portion of the p-typenitride semiconductor layer 117 provided on the upper surface of the secondnitride semiconductor layer 104. Thegate electrode 118 is provided on the upper surface of the p-typenitride semiconductor layer 117. In such a structure also, a collapse-free FET can be realized provided that the depth of the concave portion is not less than 15 nm, i.e., ΔVp is nor less than 2.5 V. As the p-typenitride semiconductor layer 117, a group III nitride semiconductor layer doped with an impurity presenting a p-type conductivity can be used and, e.g., a GaN layer doped with Mg can be used. - The specific materials and thicknesses of the semiconductor layers composing the
FET 11 according to the present embodiment are shown below. The p-typenitride semiconductor layer 117 is preferably a semiconductor layer doped with Mg, but it is also possible to use Mg-doped Al0.25GaN in which the composition ratio of Al is equal to the composition ratio in the secondnitride semiconductor layer 104 for the p-typenitride semiconductor layer 117. In the p-typenitride semiconductor layer 117, the Al composition ratio is not limited to 0.25, and may also be either constant or different in the thickness direction of the p-typenitride semiconductor layer 117. Otherwise, the p-typenitride semiconductor layer 117 may also be a p-type nitride semiconductor layer not containing Al made of, e.g., Mg-doped GaN. The impurity concentration in the p-typenitride semiconductor layer 117 is preferably not less than 1×1018 cm−3 to suppress the extension of a depletion layer into the p-type nitride semiconductor layer. The thickness of the p-typenitride semiconductor layer 117 is preferably not less than 10 nm and not more than 500 nm, and is, e.g., 100 nm. Such a p-typenitride semiconductor layer 117 functions as a part of a terminal for controlling a current by applying a voltage. - The
gate electrode 108 is preferably made of a metal capable of forming an ohmic junction with the p-typenitride semiconductor layer 117, which is preferably a metal having a large work function such as, e.g., palladium (Pd), nickel (Ni), or platinum (Pt). Preferably, a p+-type nitride semiconductor layer having an impurity concentration higher than in the p-typenitride semiconductor layer 117 is provided as the outermost surface layer of the p-typenitride semiconductor layer 117, though not shown, because this allows easier formation of the ohmic junction between the p-typenitride semiconductor layer 117 and thegate electrode 108. Preferably, the impurity concentration in the p+-type nitride semiconductor layer is not less than 5×1018 cm−3. -
FIG. 8 shows an energy band diagram in the gate region of theFET 11 according to the present embodiment. By thus inserting the p-typenitride semiconductor layer 117 immediately under thegate electrode 118, the energy position of the channel present at the interface between the AlGaN layer as the secondnitride semiconductor layer 104 and the GaN layer as the firstnitride semiconductor layer 103 becomes higher than the Fermi level. As a result, the two-dimensional electron gas forming the channel only immediately under thegate electrode 118 can be depleted. This makes it possible to realize the threshold voltage of not less than 0 V, i.e., so-called normally-OFF operation. -
FIGS. 9A and 9B show a current/voltage characteristic obtained in theFET 11 according to the present embodiment.FIG. 9A shows a drain-current/drain-voltage characteristic when the gate voltage varied from 0 V to 6 V at 1 V intervals is applied. The characteristic 91 inFIG. 9B shows the drain-current/gate-voltage characteristic. The characteristic 92 inFIG. 9B shows a transconductance/gate-voltage characteristic. The depth of theconcave portion 110 a is 15 nm. It can be seen fromFIGS. 9A and 9B that, in the present embodiment, the threshold voltage is about 0.6 V and a normally-OFF operation in which a drain current does not flow is implemented when the gate voltage is not more than 0 V. The maximum drain current is 390 mA/mm, which is extremely large as a drain current obtained in a normally-OFF nitride semiconductor FET. - To the
FET 11 according to the present embodiment, a dc voltage and a pulse voltage were applied, and the measurement of the drain current and the evaluation of the current collapse were performed. The results of the measurement and the evaluation are shown inFIG. 10 . The measurement conditions for the drain current were the same as the measurement conditions described above in the first embodiment. Each of the solid lines represents the result when the pulse voltage was applied, while each of the broken lines represents the result when the dc voltage was applied. As shown inFIG. 10 , the drain current (Ids_pulse) flow when the pulse voltage was applied was generally the same as the drain current (Ids—0) flow when the dc voltage was applied. From this, it can be seen that, in theFET 1 according to the present embodiment, the occurrence of the current collapse has been suppressed successfully. - The
FET 11 according to the present embodiment can be fabricated by growing the p-typenitride semiconductor layer 117 in theconcave portion 110 a prior to the formation of thegate electrode 118 and then providing thegate electrode 118 on the upper surface of the p-typenitride semiconductor layer 117. A more detailed fabrication method will be shown hereinbelow. -
FIGS. 11A to 11E are cross-sectional views illustrating the method for fabricating theFET 11 according to the present embodiment.FIGS. 12A and 12B show a first method for forming the p-typenitride semiconductor layer 117.FIGS. 13A and 13B show a second method for forming the p-typenitride semiconductor layer 117. - First, as shown in
FIG. 11A , thebuffer layer 102, the firstnitride semiconductor layer 103, and the secondnitride semiconductor layer 104 are epitaxially grown successively on the surface of thesubstrate 101 by using, e.g., a MOCVD method (step (e)). - Next, dry etching is performed using, e.g., a chlorine (Cl2) gas, whereby the
concave portion 110 a is formed in the surface of the secondnitride semiconductor layer 104, as shown inFIG. 11B (step (f)). - Subsequently, as shown in
FIG. 11C , the p-typenitride semiconductor layer 117 is provided on the upper surface of the secondnitride semiconductor layer 104 so as to cover the opening of theconcave portion 110 a (step (g)). At this time, there are two methods for forming the p-typenitride semiconductor layer 117, as shown below. - In the first method, a mask (e.g., a SiO2 film) 119 is first formed on the upper surface of the second
nitride semiconductor layer 104, as shown inFIG. 12A . Next, as shown inFIG. 12B , the p-typenitride semiconductor layer 117 is grown on the portion of the upper surface of the secondnitride semiconductor layer 104 where themask 119 is not formed. Thereafter, themask 119 is removed. - In the second method, the p-type
nitride semiconductor layer 117 is first grown over the entire upper surface of the secondnitride semiconductor layer 104 and in theconcave portion 110 a, as shown inFIG. 13A . Next, as shown inFIG. 13B , a mask (e.g., a resist) 129 is formed on the portion of the upper surface of the p-typenitride semiconductor layer 117 located over the opening of theconcave portion 110 a. Then, dry etching is performed with respect to the unneeded portion of the p-typenitride semiconductor layer 117 other than the portion thereof formed over theconcave portion 110 a. Thereafter, themask 129 is removed. - Subsequently, as shown in
FIG. 11D , boron ions, e.g., are implanted to form theisolation regions 105. - Subsequently, as shown in
FIG. 11E , thesource electrode 106 and thedrain electrode 107 are formed on the upper surface of the secondnitride semiconductor layer 104 by using, e.g., an electron beam deposition method and a lift-off method (step (h)). Thereafter, a thermal treatment is performed to form ohmic contacts. - Then, by using, e.g., an electron beam deposition method and a lift-off method, the
gate electrode 108 is provided on the upper surface of the p-type nitride semiconductor layer 117 (step (h)). In this manner, theFET 11 according to the present embodiment can be fabricated. - When the p-type
nitride semiconductor layer 117 is grown on the upper surface of the secondnitride semiconductor layer 104, the p-typenitride semiconductor layer 117 may be grown on the upper surface of the secondnitride semiconductor layer 104. Alternatively, it is also possible to provide another semiconductor layer different from the p-typenitride semiconductor layer 117 on the upper surface of the secondnitride semiconductor layer 104 and then grow the p-typenitride semiconductor layer 117 on the upper surface of the other semiconductor layer. - The FET according to the present embodiment may also be a FET according to a first variation shown below.
-
FIG. 14 is a cross-sectional view showing a structure of a FET 21 according to the first variation of the second embodiment. - In the FET 21 according to the present variation, a p-type
nitride semiconductor layer 127 is provided not only in theconcave portion 110 a, but also on the respective portions of the upper surface of the secondnitride semiconductor layer 104 located between thegate electrode 118 and thesource electrode 106 and between thegate electrode 118 and thedrain electrode 107. This makes it possible to reduce the surface states present at the surface of the secondnitride semiconductor layer 104 and thereby further suppress the occurrence of the current collapse. - In addition, the portion of the p-type
nitride semiconductor layer 127 provided on the upper surface of the secondnitride semiconductor layer 104 preferably has a thickness of about 5 nm, because this allows suppression of a leakage current flowing between thesource electrode 106 and thedrain electrode 107 via the p-typenitride semiconductor layer 127. - Moreover, on the upper surface of the second
nitride semiconductor layer 104, it is preferable that the p-typenitride semiconductor layer 127 is not in contact with thesource electrode 106 and thedrain electrode 107, but is partly removed, because this allows suppression of the leakage current flowing via the p-typenitride semiconductor layer 127. - As the method for fabricating the FET 21 according to the present variation, the fabrication method described in the second embodiment is preferably used. When the p-type
nitride semiconductor layer 127 is provided, the second method according to the second embodiment is preferably used. -
FIG. 15 is a cross-sectional view showing a structure of aFET 2 according to the third embodiment of the present invention. - In the
FET 2 according to the present embodiment, an insulatingfilm 205 is provided on the upper surface of the secondnitride semiconductor layer 104, and asource electrode 206, adrain electrode 207, and agate electrode 208 are provided on the upper surface of the secondnitride semiconductor layer 104. Thegate electrode 208 is formed such that the portion thereof provided on the upper surface of the secondnitride semiconductor layer 104 is asymmetrical with respect to the center axis of the bottom surface of theconcave portion 110 a. Moreover, thesource electrode 206 and thedrain electrode 207 extend through the secondnitride semiconductor layer 104. In the description given hereinbelow, portions different from those of the foregoing first embodiment will be primarily shown. - As shown in
FIG. 15 , in theFET 2 according to the present embodiment, thebuffer layer 102, the firstnitride semiconductor layer 103, and the secondnitride semiconductor layer 104 are stacked successively on thesubstrate 101. The firstnitride semiconductor layer 103 and the secondnitride semiconductor layer 104 constitute thesemiconductor multilayer 110. In the vicinity of the upper surface of the firstnitride semiconductor layer 103, the two-dimensionalelectron gas layer 109 is formed. Theconcave portion 110 a is formed in the secondnitride semiconductor layer 104 to have a depth of not less than 15 nm. In other words, ΔVp is not less than 2.5 V. - The insulating
film 205 is provided on the portion of the upper surface of the secondnitride semiconductor layer 104 where thesource electrode 206, thedrain electrode 207, and thegate electrode 208 are not provided. As the insulatingfilm 205, there can be used one of a SiN film, a SiO2 film, an AlN film, an Al2O3 film, a CaF2 film, and a HfO2 film. Otherwise, a film obtained by stacking two or more of these films may also be used as the insulatingfilm 205. The thickness of the insulatingfilm 205 is preferably not less than 1 nm and not more than 1000 nm, and is, e.g., 100 nm. This allows a reduction in the surface states present at the surface of the secondnitride semiconductor layer 104. In the vicinity of the opening of theconcave portion 110 a, an opening 205 a in the insulatingfilm 205 is larger in size than the opening of theconcave portion 110 a, which will be described later when a method for fabricating theFET 2 is described. - The
gate electrode 208 is provided on the upper surface of the secondnitride semiconductor layer 104 so as to cover the opening of theconcave portion 110 a, and is also buried in theconcave portion 110 a. On the upper surface of the secondnitride semiconductor layer 104, the length of the extended portion of the gate electrode is larger on the side with the drain electrode than on the side with the source electrode. As a result, it is possible to not only suppress the occurrence of the current collapse but also reduce the localization of an electric field between thegate electrode 208 and thedrain electrode 207. As a result, the breakdown voltage of the transistor can be improved. - Moreover, the
source electrode 206 and thedrain electrode 207 are provided on the upper surface of the secondnitride semiconductor layer 104 to have theconcave portion 110 a interposed therebetween, and also extend through the secondnitride semiconductor layer 104 to reach the two-dimensionalelectron gas layer 109. Since the side surface or lower surface of thesource electrode 206 and the side surface or lower surface of thedrain electrode 207 are in contact with the two-dimensionalelectron gas layer 109, it becomes possible to reduce the ohmic contact resistance of each of thesource electrode 206 and thedrain electrode 207. - The
FET 2 according to the present embodiment can be fabricated in accordance with, e.g., a method shown hereinbelow. - First, by using, e.g., a MOCVD method, the
buffer layer 102, the firstnitride semiconductor layer 103, and the secondnitride semiconductor layer 104 are epitaxially grown successively on thesubstrate 101. - Next, by performing dry etching using, e.g., a Cl2 gas, the
concave portion 110 a is formed in the secondnitride semiconductor layer 104, and a source-electrode hole 110 b for forming thesource electrode 206 and a drain-electrode hole 110 c for forming thedrain electrode 207 are formed. At this time, it is preferable that the source-electrode hole 110 b and the drain-electrode hole 110 c are formed to reach the two-dimensionalelectron gas layer 109. For example, each of the source-electrode hole 110 b and the drain-electrode hole 110 c is formed to have a depth of, e.g., 65 nm. - Subsequently, B ions, e.g., are implanted to form the
isolation regions 105. - Subsequently, by using, e.g., a plasma CVD method and a sputtering method, the insulating
film 205 is formed on the upper surface of the secondnitride semiconductor layer 104. - Subsequently, by using a dry etching method, the portions of the insulating
film 205 where thegate electrode 208, thesource electrode 206, and thedrain electrode 207 are to be formed are removed to form electrode windows. In the formation of theelectrode window 205 a for the gate electrode, the opening of theelectrode window 205 a is preferably formed to be larger in size than the opening of theconcave portion 110 a. As a result, it is possible to suppress the remaining of the insulatingfilm 205 on the bottom surface and inner wall surface of theconcave portion 110 a. - Subsequently, by using, e.g., an electron beam deposition method and a lift-off method, the
source electrode 206 is formed in the source-electrode hole 110 b and thedrain electrode 207 is formed in the drain-electrode hole 110 c. Thereafter, a thermal treatment is performed to form ohmic contacts. - Then, by using, e.g., an electron beam deposition method and a lift-off method, the
gate electrode 208 is buried in theconcave portion 110 a and provided on the upper surface of the secondnitride semiconductor layer 104 so as to cover the opening of theconcave portion 110 a. In this manner, theFET 2 according to the present embodiment can be fabricated. - In the
FET 2 according to the present embodiment, the occurrence of the current collapse can be suppressed in the same manner as in the first embodiment described above. Further, by providing the insulatingfilm 205 on the upper surface of the secondnitride semiconductor layer 104, the surface states present at the surface of the secondnitride semiconductor layer 104 can be reduced and the occurrence of the current collapse can be further suppressed. In addition, by forming thegate electrode 208 into an asymmetrical structure, the breakdown voltage of theFET 2 can be improved. Moreover, by forming the electrode window such that it is larger in size than the opening of theconcave portion 110 a in providing thegate electrode 208, the production yield of theFET 2 can be improved. - In the present embodiment, an insulating film (fourth insulating film) 215 may also be provided in the
concave portion 110 a as in aFET 12 shown inFIG. 16 . The insulatingfilm 215 is in contact with the bottom surface and inner wall surface of theconcave portion 110 a, and is also in contact with the insulatingfilm 205. Thegate electrode 208 is in contact with the upper surface of the insulatingfilm 215. -
FIG. 17 is a cross-sectional view showing a structure of aFET 3 according to the fourth embodiment of the present invention. - In the
FET 3 according to the present embodiment, a secondinsulating film 307 is provided on the bottom surface of theconcave portion 110 a. In the description given hereinbelow, portions different from those of the first embodiment will be primarily shown. - As shown in
FIG. 17 , in theFET 3 according to the present embodiment, thebuffer layer 102, the firstnitride semiconductor layer 103, and the secondnitride semiconductor layer 104 are successively stacked on thesubstrate 101. The firstnitride semiconductor layer 103 and the secondnitride semiconductor layer 104 constitute thesemiconductor multilayer 110. In the vicinity of the upper surface of the firstnitride semiconductor layer 103, the two-dimensionalelectron gas layer 109 is formed. Theconcave portion 110 a is formed in the secondnitride semiconductor layer 104 to have a depth of not less than 15 nm. In other words, ΔVp is not less than 2.5 V. - The second
insulating film 307 is interposed between the lower surface of agate electrode 308 and the bottom surface of theconcave portion 110 a. As the secondinsulating film 307, there can be used one of a SiN film, a SiO2 film, an AlN film, an Al2O3 film, a CaF2 film, and a HfO2 film. Otherwise, a film obtained by stacking two or more of these films may also be used. The thickness of the secondinsulating film 307 is preferably not less than 1 nm and not more than 500 nm, and is, e.g., 100 nm. This improves the adhesion of thegate electrode 308 to the bottom surface of theconcave portion 110 a and can prevent thegate electrode 308 from peeling off theconcave portion 110 a. - The
gate electrode 308 is provided on the upper surface of the secondnitride semiconductor layer 104 so as to cover the opening of theconcave portion 110 a, and also on the upper surface of the secondinsulating film 307 in theconcave portion 110 a. -
FIGS. 18A to 18G are cross-sectional view illustrating a method for fabricating theFET 3 according to the present embodiment. - First, as shown in
FIG. 18A , thebuffer layer 102, the firstnitride semiconductor layer 103, and an undoped Al0.25GaN layer (grown layer) 314 are epitaxially grown successively on the surface of thesubstrate 101 using, e.g., a MOCVD method (step (a)). - Then, as shown in
FIG. 18B , the secondinsulating film 307 is provided on the portion of the upper surface of the undoped Al0.25GaN layer 314 where thegate electrode 308 is to be formed by using a plasma CVD method (step (b)). - Subsequently, by using, e.g., a MOCVD method, the undoped Al0.25GaN layer 314 is re-grown (step (c)). At this time, because the second
insulating film 307 serves as a mask, the undoped Al0.25GaN layer is not re-grown on the portion of the upper surface of the undoped Al0.25GaN layer 314 where the secondinsulating film 307 is formed. On the other hand, the undoped Al0.25GaN layer 314 is re-grown on the portion of the upper surface of the undoped Al0.25GaN layer 314 where the secondinsulating film 307 is not formed. As a result, as shown inFIG. 18C , the secondnitride semiconductor layer 104 is formed on the upper surface of the firstnitride semiconductor layer 103, and theconcave portion 110 a having the bottom surface composed of the secondinsulating film 307 is formed in the secondnitride semiconductor layer 104. At this stage, it is also possible to remove the secondinsulating film 307 to form theconcave portion 110 a as a concave portion in which the insulatingfilm 307 is not provided as the bottom surface. - By thus forming the
concave portion 110 a through the regrowth of the undoped Al0.25GaN layer 314, the following two advantages are offered compared with the case where theconcave portion 110 a is formed by etching the secondnitride semiconductor layer 104. The first advantages is that, because the depth of theconcave portion 110 a can be easily controlled, the production yield of theFET 3 is improved. The second advantage is that, because damage is not induced by dry etching in the inner wall surface of theconcave portion 110 a, the gate characteristic of theFET 3 can be improved. - Subsequently, as shown in
FIG. 18D , the source-electrode hole 110 b and the drain-electrode hole 110 c are formed by using a dry etching method to reach the two-dimensionalelectron gas layer 109. Thereafter, B ions, e.g., are implanted to form theisolation regions 105. - Subsequently, by using a plasma CVD method and a sputtering method, the insulating
film 205 is formed on the upper surface of the secondnitride semiconductor layer 104. Then, as shown inFIG. 18E , the insulatingfilm 205 is partly removed by using a dry etching method to form the respective electrode windows for forming thesource electrode 206, thedrain electrode 207, and thegate electrode 308. At this time, the gate electrode-window is preferably formed to be larger in size than the opening of the hole. - Subsequently, as shown in
FIG. 18F , thesource electrode 206 and thedrain electrode 207 are formed by using, e.g., an electron beam deposition method and a lift-off method. Thereafter, a thermal treatment is performed to form ohmic contacts. - Then, as shown in
FIG. 18G , thegate electrode 308 is provided on the upper surface of the secondnitride semiconductor layer 104 so as to cover the opening of theconcave portion 110 a, and also on the upper surface of the secondinsulating film 307 in theconcave portion 110 a by using a electron beam deposition and a lift-off method (step (d)). In this manner, theFET 3 according to the present embodiment can be fabricated. - In the
FET 3 according to the present embodiment, the occurrence of the current collapse can be suppressed in the same manner as in the third embodiment described above. Moreover, since thegate electrode 308 is provided in theconcave portion 110 a with the secondinsulating film 307 interposed therebetween, it becomes possible to improve the adhesion of thegate electrode 308. Further, since theconcave portion 110 a in the secondnitride semiconductor layer 104 is formed by growing the secondnitride semiconductor layer 104 in two steps, the depth of theconcave portion 110 a can be controlled more easily than in the case where theconcave portion 110 a is formed by using a dry etching method. In addition, since damage is not induced by dry etching in the inner surface of theconcave portion 110 a, it becomes possible to obtain an excellent gate characteristic. -
FIG. 19 is a cross-sectional view showing a structure of aFET 4 according to the fifth embodiment of the present invention. - In the present embodiment, a third
insulating film 405 is provided on the bottom surface and also inner wall surface of theconcave portion 110 a. In the description given hereinbelow, portions different from those of the first embodiment will be primarily shown. - As shown in
FIG. 19 , in theFET 4 according to the present embodiment, thebuffer layer 102, the firstnitride semiconductor layer 103, and the secondnitride semiconductor layer 104 are successively stacked on thesubstrate 101. The firstnitride semiconductor layer 103 and the secondnitride semiconductor layer 104 constitute thesemiconductor multilayer 110. In the vicinity of the upper surface of the firstnitride semiconductor layer 103, the two-dimensionalelectron gas layer 109 is formed. Theconcave portion 110 a is formed in the secondnitride semiconductor layer 104 to have a depth of not less than 15 nm. In other words, ΔVp is not less than 2.5 V. - The third
insulating film 405 is provided on the portions of the upper surface of the secondnitride semiconductor layer 104 where thesource electrode 206 and thedrain electrode 207 are not provided, and also on the bottom surface and inner wall surface of theconcave portion 110 a. Since the thirdinsulating film 405 is provided also on the bottom surface and inner wall surface of theconcave portion 110 a, it is possible to reduce a gate leakage current and improve the breakdown voltage of theFET 4. As the thirdinsulating film 405, a film made of generally the same material and having the same thickness as the insulatingfilm 205 used in the third embodiment described above can be used. - A
gate electrode 408 covers the opening of theconcave portion 110 a and is provided on the upper surface of the secondnitride semiconductor layer 104 coated with the thirdinsulating film 405. - The
FET 4 according to the present embodiment can be fabricated in accordance with a method shown hereinbelow. - First, by using, e.g., a MOCVD method, the
buffer layer 102, the firstnitride semiconductor layer 103, and the secondnitride semiconductor layer 104 are epitaxially grown successively on the surface of thesubstrate 101. - Next, by performing dry etching using, e.g., a Cl2 gas, the
concave portion 110 a is formed in the surface of the secondnitride semiconductor layer 104, and the source-electrode hole 110 b for forming thesource electrode 206 and the drain-electrode hole 110 c for forming thedrain electrode 207 are formed. - Subsequently, boron ions, e.g., are implanted to form the
isolation regions 105. - Subsequently, by using, e.g., a plasma CVD method and a sputtering method, the third
insulating film 405 is formed on the upper surface of the secondnitride semiconductor layer 104. At this time, the thirdinsulating film 405 is also formed on the bottom surface and inner side wall of theconcave portion 110 a. Alternatively, the thirdinsulating film 405 may also be formed on the upper surface of the secondnitride semiconductor layer 104 on which the insulatingfilm 205 is formed in the same manner as in the third embodiment described above. - Subsequently, by using a dry etching method, the portions of the third
insulating film 405 where thesource electrode 206 and thedrain electrode 207 are to be formed are removed to form the electrode window for thesource electrode 206 and the electrode window for thedrain electrode 207. - Subsequently, by using, e.g., an electron beam deposition method and a lift-off method, the
source electrode 206 and thedrain electrode 207 are formed. Thereafter, a thermal treatment is performed to form ohmic contacts. - Then, by using, e.g., an electron beam deposition method and a lift-off method, the
gate electrode 408 is provided on the upper surface of the secondnitride semiconductor layer 104 coated with the thirdinsulating film 405 so as to cover the opening of theconcave portion 110 a. In this manner, theFET 4 according to the present embodiment can be fabricated. - In the
FET 4 according to the present embodiment, the occurrence of the current collapse can be suppressed in the same manner as in the first embodiment described above. - Further, since the third
insulating film 405 is provided on the bottom surface and inner wall surface of theconcave portion 110 a, it is possible to reduce the gate leakage current and improve the breakdown voltage of theFET 4. -
FIG. 20 is a cross-sectional view showing a structure of aFET 5 according to the sixth embodiment of the present invention. - In the
FET 5 according to the present embodiment, the firstnitride semiconductor layer 103, the secondnitride semiconductor layer 104, and an etching stop layer 503 constitute a semiconductor multilayer 510. - As shown in
FIG. 20 , in theFET 5 according to the present embodiment, thebuffer layer 102, the firstnitride semiconductor layer 103, the etching stop layer 503, and the secondnitride semiconductor layer 104 are successively stacked on thesubstrate 101. In the vicinity of the upper surface of the firstnitride semiconductor layer 103, the two-dimensionalelectron gas layer 109 is formed. Thesource electrode 206 and thedrain electrode 207 are provided on the upper surface of the secondnitride semiconductor layer 104 to have aconcave portion 510 a interposed therebetween, and are also formed to extend through the secondnitride semiconductor layer 104 and the etching stop layer 503 to reach the two-dimensionalelectron gas layer 109. - The
concave portion 510 a extends through the secondnitride semiconductor layer 104 to have the bottom surface thereof formed of the upper surface of the etching stop layer 503. The etching stop layer 503 is composed of a nitride semiconductor layer having a band gap larger than that of the secondnitride semiconductor layer 104, such as, e.g., an AlGaN layer or an AlN layer. Because the composition ratio of Al is larger in the etching stop layer 503 than in the secondnitride semiconductor layer 104, the etching stop layer 503 has an etching rate lower than that of the secondnitride semiconductor layer 104, and therefore functions as an etching stopper. Preferably, the etching stop layer 503 is, e.g., an undoped AlN layer. The thickness of the etching stop layer 503 is preferably not less than 1 nm and not more than 50 nm, and is, e.g., 5 nm. By thus providing the etching stop layer 503, the depth of theconcave portion 610 a can be controlled even when a dry etching method is used. As a result, the FET can be produced with excellent reproducibility. - The
FET 5 according to the present embodiment can be fabricated in accordance with, e.g., a method shown hereinbelow. - First, by using, e.g., a MOCVD method, the
buffer layer 102, the firstnitride semiconductor layer 103, the etching stop layer 503, and the secondnitride semiconductor layer 104 are epitaxially grown successively on the surface of thesubstrate 101. - Next, by performing dry etching using, e.g., a Cl2 gas with respect to the surface of the second
nitride semiconductor layer 104, theconcave portion 510 a is formed in the surface of the secondnitride semiconductor layer 104. Since the dry etching rate of the etching stop layer 503 is lower than that of the secondnitride semiconductor layer 104, the etching stops at the surface of the etching stop layer 503. As a result, theconcave portion 510 a can be formed with excellent reproducibility. Thereafter, a source-electrode hole 510 b for forming thesource electrode 206 and a drain-electrode hole 510 c for forming thedrain electrode 207 are formed. - Subsequently, boron ions, e.g., are implanted to form the
isolation regions 105. - Subsequently, by using, e.g., a plasma CVD method and a sputtering method, the insulating
film 205 is formed on the upper surface of the secondnitride semiconductor layer 104. - Subsequently, by using a dry etching method, the insulating
film 205 is partly etched to form the respective electrode windows for thesource electrode 206, thedrain electrode 207, and agate electrode 508. - Subsequently, by using, e.g., an electron beam deposition method and a lift-off method, the
source electrode 206 and thedrain electrode 207 are formed. Thereafter, a thermal treatment is performed to form ohmic contacts. - Then, by using, e.g., an electron beam deposition method and a lift-off method, the
gate electrode 508 is buried in theconcave portion 510 a and provided on the upper surface of the secondnitride semiconductor layer 104 so as to cover the opening of theconcave portion 510 a. In this manner, theFET 5 according to the present embodiment can be fabricated. - In the
FET 5 according to the present embodiment, the occurrence of the current collapse can be suppressed in the same manner as in the first embodiment described above. - In addition, since the etching stop layer 503 is provided, the depth of the
concave portion 510 a can be easily controlled. -
FIG. 21 is a cross-sectional view showing a structure of aFET 6 according to the seventh embodiment of the present invention. - In the present embodiment, an n-type nitride semiconductor layer (n-type nitride-based compound semiconductor layer) 604 is provided on the upper surface of the second
nitride semiconductor layer 104, and aconcave portion 610 a is formed in the n-typenitride semiconductor layer 604, which will be shown specifically hereinbelow. - As shown in
FIG. 21 , in theFET 6 according to the present embodiment, thebuffer layer 102, the firstnitride semiconductor layer 103, the secondnitride semiconductor layer 104, and the n-typenitride semiconductor layer 604 are successively stacked on thesubstrate 101. The firstnitride semiconductor layer 103, the secondnitride semiconductor layer 104, and the n-typenitride semiconductor layer 604 constitute asemiconductor multilayer 610. In the vicinity of the upper surface of the firstnitride semiconductor layer 103, the two-dimensionalelectron gas layer 109 is formed. As the n-typenitride semiconductor layer 604, any nitride semiconductor layer presenting an n-type polarity conductivity is appropriate, such as, e.g., a GaN layer or an AlGaN layer each doped with Si. The GaN layer doped with Si can be formed as a film thicker than the AlGaN layer doped with Si without incurring a crack. Such a thicker film is preferred, because this can increase the depth of a recessed portion. - The
source electrode 206 and thedrain electrode 207 are formed to extend through the n-typenitride semiconductor layer 604 and the secondnitride semiconductor layer 104 to reach the two-dimensionalelectron gas layer 109. Agate electrode 608 is formed to extend through the n-typenitride semiconductor layer 604 and reach the upper surface of the secondnitride semiconductor layer 104. Further, first andsecond trenches nitride semiconductor layer 604. Thefirst trench 610 d is formed between thegate electrode 608 and thesource electrode 206. Thesecond trench 610 e is formed between thegate electrode 608 and thedrain electrode 207. Since the first andsecond trenches nitride semiconductor layer 604 can be reduced. Of the first and second trenches, only either one may be formed appropriately. The configuration of each of the first and second trenches is not limited provided that the n-typenitride semiconductor layer 604 is removed. - An insulating
film 605 is provided on the portions of the n-typenitride semiconductor layer 604 where thesource electrode 206, thedrain electrode 207, and thegate electrode 608 are not provided, and also on the respective bottom surfaces and inner wall surfaces of the first andsecond trenches - The
FET 6 according to the present embodiment can be fabricated in accordance with a method shown hereinbelow. - First, by using, e.g., a MOCVD method, the
buffer layer 102, the firstnitride semiconductor layer 103, the secondnitride semiconductor layer 104, and the n-typenitride semiconductor layer 604 are epitaxially grown successively on the surface of thesubstrate 101. The n-typenitride semiconductor layer 604 used herein is made of, e.g., Si-doped GaN. The impurity concentration in the n-typenitride semiconductor layer 604 is preferably not less than 5×1016 cm−3 and not more than 5×1019 cm−3, and is, e.g., 1×1018 cm−3. The film thickness of the n-typenitride semiconductor layer 604 is preferably not less than 3 nm and not more than 200 nm, and is, e.g., 20 nm. - Next, by performing dry etching using, e.g., a Cl2 gas with respect to the surface of the n-type
nitride semiconductor layer 604, theconcave portion 610 a, a source-electrode hole 610 b, a drain-electrode hole 610 c, thefirst trench 610 d, and thesecond trench 610 e are formed in the surface of the n-typenitride semiconductor layer 604. - Subsequently, boron ions, e.g., are implanted to form the
isolation regions 105. - Subsequently, by using, e.g., a plasma CVD method and a sputtering method, the insulating
film 605 is formed on the upper surface of the n-typenitride semiconductor layer 604. At this time, the insulatingfilm 605 is also formed on the respective bottom surfaces and inner wall surfaces of the first andsecond trenches - Subsequently, by using a dry etching method, the insulating
film 605 is partly etched to form the respective electrode windows for thesource electrode 206, thedrain electrode 207, and thegate electrode 608. - Subsequently, by using, e.g., an electron beam deposition method and a lift-off method, the
source electrode 206 and thedrain electrode 207 are formed. Thereafter, a thermal treatment is performed to form ohmic contacts. - Then, by using, e.g., an electron beam deposition method and a lift-off method, the
gate electrode 608 is buried in theconcave portion 610 a and provided on the upper surface of the n-typenitride semiconductor layer 604 so as to cover the opening of theconcave portion 610 a. In this manner, theFET 6 according to the present embodiment can be fabricated. - The present invention may also assume the structures shown below.
- The concave portion is not limited to the configuration shown in
FIG. 1 or the like and may also have another configuration such as a U-shaped configuration or a V-shaped configuration. - Each of the source electrode and the drain electrode may be provided on the upper surface of the semiconductor multilayer as shown in
FIG. 1 , or may be in contact with the first nitride semiconductor layer to reach the two-dimensional electron gas layer, as shown inFIG. 15 or the like. - At the upper surface of the semiconductor multilayer, the length of the portion of the gate electrode extended over the semiconductor multilayer may be either equal on each of the side with the source electrode and the side with the drain electrode as shown in
FIG. 1 , or larger on the side with the drain electrode than on the side with the source electrode, as shown inFIG. 15 or the like. - Each of the FETs according to the first to fifth and seventh embodiments may also comprise an etching stop layer.
- In each of the first to third and fifth to seventh embodiments, the concave portion is formed by using the etching method, while the concave portion is formed by using a regrowth method in the fourth embodiment. However, a method for forming the concave portion is not particularly limited. In the fabrication of the FET according to the fourth embodiment, the concave portion may also be formed by using an etching method. In the fabrication of the FETs according to the first to third and fifth to seventh embodiments, the concave portions may also be each formed by using a regrowth method.
Claims (12)
1-18. (canceled)
19. A semiconductor device comprising:
a substrate;
a semiconductor multilayer having a first nitride-based compound semiconductor layer provided over the substrate and a second nitride-based compound semiconductor layer provided over the first nitride-based compound semiconductor layer to have a band gap larger than that of the first nitride-based compound semiconductor layer;
a source electrode and a drain electrode each provided to have at least a portion thereof in contact with the semiconductor multilayer;
a concave portion provided on an upper surface of the semiconductor multilayer to be located between the source electrode and the drain electrode, and concaved in a thickness direction of the semiconductor multilayer;
a gate electrode provided over the concave portion to cover an opening of the concave portion; and
an insulating film in contact with a portion of the upper surface of the semiconductor multilayer and opened to expose the concave portion, wherein
the gate electrode has a portion thereof provided over the insulating film, and
a length of an extended portion of the gate electrode located over the semiconductor multilayer expanding toward the source electrode is different from a length of an extended portion of the gate electrode located over the semiconductor multilayer expanding toward the drain electrode.
20. The semiconductor device of claim 19 , wherein
a length of an extended portion of the gate electrode located over the semiconductor multilayer is larger on a side with the drain electrode than on a side with the source electrode.
21. A semiconductor device comprising:
a substrate;
a semiconductor multilayer having a first nitride-based compound semiconductor layer provided over the substrate and a second nitride-based compound semiconductor layer provided over the first nitride-based compound semiconductor layer to have a band gap larger than that of the first nitride-based compound semiconductor layer;
a source electrode and a drain electrode each provided to have at least a portion thereof in contact with the semiconductor multilayer;
a concave portion provided on an upper surface of the semiconductor multilayer to be located between the source electrode and the drain electrode, and concaved in a thickness direction of the semiconductor multilayer;
a gate electrode provided over the concave portion to cover an opening of the concave portion; and
an insulating film in contact with a portion of the upper surface of the semiconductor multilayer and opened to expose the concave portion, wherein
the gate electrode has a portion thereof provided over the insulating film, and
an opening of the insulating film is larger than an opening of the concave portion.
22. A semiconductor device comprising:
a substrate;
a semiconductor multilayer having a first nitride-based compound semiconductor layer provided over the substrate and a second nitride-based compound semiconductor layer provided over the first nitride-based compound semiconductor layer to have a band gap larger than that of the first nitride-based compound semiconductor layer;
a source electrode and a drain electrode each provided to have at least a portion thereof in contact with the semiconductor multilayer;
a concave portion provided on an upper surface of the semiconductor multilayer to be located between the source electrode and the drain electrode, and concaved in a thickness direction of the semiconductor multilayer;
a gate electrode provided over the concave portion to cover an opening of the concave portion; and
an insulating film in contact with a portion of the upper surface of the semiconductor multilayer and opened to expose the concave portion, wherein
the gate electrode has a portion thereof provided over the insulating film,
a first hole and a second hole are formed in the second nitride-based compound semiconductor layer,
the source electrode is provided in the first hole, and
the drain electrode is provided in the second hole.
23. The semiconductor device of claim 22 , wherein
the first hole and the second hole reach a two-dimensional electron gas layer located in a vicinity of an upper surface of the first nitride-based compound semiconductor layer.
24. A semiconductor device comprising:
a substrate;
a semiconductor multilayer having a first nitride-based compound semiconductor layer provided over the substrate and a second nitride-based compound semiconductor layer provided over the first nitride-based compound semiconductor layer to have a band gap larger than that of the first nitride-based compound semiconductor layer;
a source electrode and a drain electrode each provided to have at least a portion thereof in contact with the semiconductor multilayer;
a concave portion provided on an upper surface of the semiconductor multilayer to be located between the source electrode and the drain electrode, and concaved in a thickness direction of the semiconductor multilayer;
a gate electrode provided over the concave portion to cover an opening of the concave portion; and
an insulating film in contact with a portion of the upper surface of the semiconductor multilayer and opened to expose the concave portion, wherein
the gate electrode has a portion thereof provided over the insulating film, and
an etching stop layer is formed between the first nitride-based compound semiconductor layer and the second nitride-based compound semiconductor layer.
25. A semiconductor device comprising:
a substrate;
a semiconductor multilayer having a first nitride-based compound semiconductor layer provided over the substrate and a second nitride-based compound semiconductor layer provided over the first nitride-based compound semiconductor layer to have a band gap larger than that of the first nitride-based compound semiconductor layer;
a source electrode and a drain electrode each provided to have at least a portion thereof in contact with the semiconductor multilayer;
a concave portion provided on an upper surface of the semiconductor multilayer to be located between the source electrode and the drain electrode, and concaved in a thickness direction of the semiconductor multilayer;
a gate electrode provided over the concave portion to cover an opening of the concave portion; and
an insulating film in contact with a portion of the upper surface of the semiconductor multilayer and opened to expose the concave portion, wherein
the gate electrode has a portion thereof provided over the insulating film, and
an isolation region is positioned opposite to the gate electrode with respect to the drain electrode, and is positioned opposite to the gate electrode with respect to the source electrode.
26. The semiconductor device of claim 25 , wherein ions are implanted in the isolation region.
27. A semiconductor device comprising:
a substrate;
a semiconductor multilayer having a first nitride-based compound semiconductor layer provided over the substrate and a second nitride-based compound semiconductor layer provided over the first nitride-based compound semiconductor layer to have a band gap larger than that of the first nitride-based compound semiconductor layer;
a source electrode and a drain electrode each provided to have at least a portion thereof in contact with the semiconductor multilayer;
a concave portion provided on an upper surface of the semiconductor multilayer to be located between the source electrode and the drain electrode, and concaved in a thickness direction of the semiconductor multilayer;
a gate electrode provided over the concave portion to cover an opening of the concave portion; and
a p-type nitride-based compound semiconductor layer provided to cover the opening of the concave portion and to be located between the gate electrode and the semiconductor multilayer, wherein
the p-type nitride-based compound semiconductor layer works as a part of a terminal for controlling a current between the source and the drain by applying a voltage,
a film thickness of a portion of the p-type nitride-based compound semiconductor layer located over a bottom surface of the concave portion is larger than a film thickness of a portion of the p-type nitride-based compound semiconductor layer located on the upper surface of the semiconductor multilayer, and
a thickness of a part of the p-type nitride-based compound semiconductor layer located under the source region is smaller than a thickness of a part of the p-type nitride-based compound semiconductor layer located outside a region in which the source electrode is formed.
28. A semiconductor device comprising:
a substrate;
a semiconductor multilayer having a first nitride-based compound semiconductor layer provided over the substrate and a second nitride-based compound semiconductor layer provided over the first nitride-based compound semiconductor layer to have a band gap larger than that of the first nitride-based compound semiconductor layer;
a source electrode and a drain electrode each provided to have at least a portion thereof in contact with the semiconductor multilayer;
a concave portion provided on an upper surface of the semiconductor multilayer to be located between the source electrode and the drain electrode, and concaved in a thickness direction of the semiconductor multilayer;
a gate electrode provided over the concave portion to cover an opening of the concave portion; and
a p-type nitride-based compound semiconductor layer provided to cover the opening of the concave portion and to be located between the gate electrode and the semiconductor multilayer, wherein
the p-type nitride-based compound semiconductor layer works as a part of a terminal for controlling a current between the source and the drain by applying a voltage,
a film thickness of a portion of the p-type nitride-based compound semiconductor layer located over a bottom surface of the concave portion is larger than a film thickness of a portion of the p-type nitride-based compound semiconductor layer located on the upper surface of the semiconductor multilayer, and
an isolation region is positioned opposite to the gate electrode with respect to the drain electrode, and is positioned opposite to the gate electrode with respect to the source electrode.
29. The semiconductor device of claim 28 , wherein ions are implanted in the isolation region.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/903,505 US20110024797A1 (en) | 2007-01-31 | 2010-10-13 | Nitride-based semiconductor device with concave gate region |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007-020509 | 2007-01-31 | ||
JP2007020509 | 2007-01-31 | ||
JP2007-312701 | 2007-12-03 | ||
JP2007312701A JP2008211172A (en) | 2007-01-31 | 2007-12-03 | Semiconductor device and method for fabricating the same |
US12/023,461 US7838904B2 (en) | 2007-01-31 | 2008-01-31 | Nitride based semiconductor device with concave gate region |
US12/903,505 US20110024797A1 (en) | 2007-01-31 | 2010-10-13 | Nitride-based semiconductor device with concave gate region |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/023,461 Division US7838904B2 (en) | 2007-01-31 | 2008-01-31 | Nitride based semiconductor device with concave gate region |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110024797A1 true US20110024797A1 (en) | 2011-02-03 |
Family
ID=39667001
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/023,461 Active 2028-11-13 US7838904B2 (en) | 2007-01-31 | 2008-01-31 | Nitride based semiconductor device with concave gate region |
US12/903,505 Abandoned US20110024797A1 (en) | 2007-01-31 | 2010-10-13 | Nitride-based semiconductor device with concave gate region |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/023,461 Active 2028-11-13 US7838904B2 (en) | 2007-01-31 | 2008-01-31 | Nitride based semiconductor device with concave gate region |
Country Status (1)
Country | Link |
---|---|
US (2) | US7838904B2 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110227093A1 (en) * | 2008-12-05 | 2011-09-22 | Panasonic Corporation | Field effect transistor and method of manufacturing the same |
US20110227132A1 (en) * | 2008-12-05 | 2011-09-22 | Panasonic Corporation | Field-effect transistor |
CN102637721A (en) * | 2011-02-10 | 2012-08-15 | 富士通株式会社 | Compound semiconductor device, method for manufacturing the device and electric device |
US20140145243A1 (en) * | 2012-11-26 | 2014-05-29 | Triquint Semiconductor, Inc. | Group iii-nitride-based transistor with gate dielectric including a fluoride - or chloride- based compound |
US9761438B1 (en) * | 2014-05-08 | 2017-09-12 | Hrl Laboratories, Llc | Method for manufacturing a semiconductor structure having a passivated III-nitride layer |
TWI626747B (en) * | 2015-05-18 | 2018-06-11 | 豐田自動車股份有限公司 | Hetero-junction semiconductor device and method of manufacturing a hetero-junction semiconductor device |
US10164011B2 (en) | 2015-04-02 | 2018-12-25 | Panasonic Corporation | Nitride semiconductor device |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5032965B2 (en) * | 2007-12-10 | 2012-09-26 | パナソニック株式会社 | Nitride semiconductor transistor and manufacturing method thereof |
JP2010118556A (en) * | 2008-11-13 | 2010-05-27 | Furukawa Electric Co Ltd:The | Semiconductor device and its manufacturing method |
JP5564791B2 (en) * | 2008-12-26 | 2014-08-06 | 富士通株式会社 | Compound semiconductor device and manufacturing method thereof |
US9991360B2 (en) * | 2009-06-26 | 2018-06-05 | Cornell University | Method for forming III-V semiconductor structures including aluminum-silicon nitride passivation |
JP5595685B2 (en) | 2009-07-28 | 2014-09-24 | パナソニック株式会社 | Semiconductor device |
JP2011049271A (en) * | 2009-08-26 | 2011-03-10 | Sanken Electric Co Ltd | Semiconductor apparatus |
JP2011082216A (en) * | 2009-10-02 | 2011-04-21 | Fujitsu Ltd | Compound semiconductor device and method for manufacturing the same |
US20110210377A1 (en) | 2010-02-26 | 2011-09-01 | Infineon Technologies Austria Ag | Nitride semiconductor device |
JP5611653B2 (en) * | 2010-05-06 | 2014-10-22 | 株式会社東芝 | Nitride semiconductor device |
IT1401747B1 (en) * | 2010-08-02 | 2013-08-02 | Selex Sistemi Integrati Spa | MANUFACTURE OF HIGH MOBILITY ELECTRONIC TRANSISTORS WITH SCALABLE LENGTH ELECTRODE |
JP5712583B2 (en) * | 2010-12-02 | 2015-05-07 | 富士通株式会社 | Compound semiconductor device and manufacturing method thereof |
KR101214742B1 (en) * | 2010-12-09 | 2012-12-21 | 삼성전기주식회사 | Nitride based semiconductor device and method for manufacturing the same |
TWI508281B (en) * | 2011-08-01 | 2015-11-11 | Murata Manufacturing Co | Field effect transistor |
JP2013077630A (en) | 2011-09-29 | 2013-04-25 | Fujitsu Ltd | Semiconductor device and manufacturing method of the same |
US8941148B2 (en) * | 2012-03-06 | 2015-01-27 | Infineon Technologies Austria Ag | Semiconductor device and method |
KR101927408B1 (en) * | 2012-07-20 | 2019-03-07 | 삼성전자주식회사 | High electron mobility transistor and method of manufacturing the same |
US9525054B2 (en) | 2013-01-04 | 2016-12-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | High electron mobility transistor and method of forming the same |
ITUB20155536A1 (en) | 2015-11-12 | 2017-05-12 | St Microelectronics Srl | NORMALLY OFF TYPE HEMT TRANSISTOR INCLUDING A TRINCE CONTAINING A REGION OF GATE AND FORMER AT LEAST ONE STEP, AND ITS PROCESS OF MANUFACTURE |
US9871067B2 (en) * | 2015-11-17 | 2018-01-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Infrared image sensor component |
ITUB20155862A1 (en) * | 2015-11-24 | 2017-05-24 | St Microelectronics Srl | NORMALLY OFF TYPE TRANSISTOR WITH REDUCED RESISTANCE IN THE STATE ON AND RELATIVE MANUFACTURING METHOD |
EP3719850A1 (en) * | 2019-04-03 | 2020-10-07 | Infineon Technologies Austria AG | Group iii nitride-based transistor device and method of fabricating a gate structure for a group iii nitride-based transistor device |
CN117855265A (en) * | 2019-12-06 | 2024-04-09 | 联华电子股份有限公司 | High electron mobility transistor and manufacturing method thereof |
JP7439536B2 (en) * | 2020-01-28 | 2024-02-28 | 富士通株式会社 | semiconductor equipment |
US11855198B2 (en) * | 2020-04-09 | 2023-12-26 | Qualcomm Incorporated | Multi-gate high electron mobility transistors (HEMTs) employing tuned recess depth gates for improved device linearity |
US20230078017A1 (en) * | 2021-09-16 | 2023-03-16 | Wolfspeed, Inc. | Semiconductor device incorporating a substrate recess |
IT202200004037A1 (en) * | 2022-03-03 | 2023-09-03 | St Microelectronics Srl | HEMT DEVICE AND RELATED MANUFACTURING PROCEDURE |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6060402A (en) * | 1998-07-23 | 2000-05-09 | The Whitaker Corporation | Process for selective recess etching of epitaxial field effect transistors with a novel etch-stop layer |
US20020005528A1 (en) * | 2000-07-17 | 2002-01-17 | Fujitsu Quantum Devices Limited | High-speed compound semiconductor device operable at large output power with minimum leakage current |
US20020024057A1 (en) * | 1998-05-01 | 2002-02-28 | Kazuyuki Inokuchi | Semiconductor device and process of fabricating same |
US6787820B2 (en) * | 2001-03-27 | 2004-09-07 | Matsushita Electric Industrial Co., Ltd. | Hetero-junction field effect transistor having an InGaAIN cap film |
US20050051796A1 (en) * | 2003-09-09 | 2005-03-10 | Cree, Inc. | Wide bandgap transistor devices with field plates |
US20050139838A1 (en) * | 2003-12-26 | 2005-06-30 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device |
US20050189559A1 (en) * | 2004-02-27 | 2005-09-01 | Kabushiki Kaisha Toshiba | Semiconductor device |
US20060060871A1 (en) * | 2004-01-23 | 2006-03-23 | International Rectifier Corp. | Enhancement mode III-nitride FET |
US7038250B2 (en) * | 2003-05-28 | 2006-05-02 | Kabushiki Kaisha Toshiba | Semiconductor device suited for a high frequency amplifier |
US20060202272A1 (en) * | 2005-03-11 | 2006-09-14 | Cree, Inc. | Wide bandgap transistors with gate-source field plates |
US20060273347A1 (en) * | 2005-06-06 | 2006-12-07 | Masahiro Hikita | Field-effect transistor and method for fabricating the same |
US20080087915A1 (en) * | 2006-10-12 | 2008-04-17 | Yasuhiro Uemoto | Nitride semiconductor device and method for fabricating the same |
US20090121775A1 (en) * | 2005-07-08 | 2009-05-14 | Daisuke Ueda | Transistor and method for operating the same |
US7576373B1 (en) * | 2006-02-16 | 2009-08-18 | Panasonic Corporation | Nitride semiconductor device and method for manufacturing the same |
US7859014B2 (en) * | 2004-06-24 | 2010-12-28 | Nec Corporation | Semiconductor device |
US7893500B2 (en) * | 2006-11-21 | 2011-02-22 | Cree, Inc. | High voltage GaN transistors |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11261053A (en) | 1998-03-09 | 1999-09-24 | Furukawa Electric Co Ltd:The | High electron mobility transistor |
JP4663156B2 (en) | 2001-05-31 | 2011-03-30 | 富士通株式会社 | Compound semiconductor device |
JP4385205B2 (en) | 2002-12-16 | 2009-12-16 | 日本電気株式会社 | Field effect transistor |
JP2004273486A (en) | 2003-03-05 | 2004-09-30 | Mitsubishi Electric Corp | Semiconductor device and its manufacturing method |
JP2005210105A (en) | 2003-12-26 | 2005-08-04 | Matsushita Electric Ind Co Ltd | Semiconductor device and manufacturing method thereof |
-
2008
- 2008-01-31 US US12/023,461 patent/US7838904B2/en active Active
-
2010
- 2010-10-13 US US12/903,505 patent/US20110024797A1/en not_active Abandoned
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020024057A1 (en) * | 1998-05-01 | 2002-02-28 | Kazuyuki Inokuchi | Semiconductor device and process of fabricating same |
US6060402A (en) * | 1998-07-23 | 2000-05-09 | The Whitaker Corporation | Process for selective recess etching of epitaxial field effect transistors with a novel etch-stop layer |
US20020005528A1 (en) * | 2000-07-17 | 2002-01-17 | Fujitsu Quantum Devices Limited | High-speed compound semiconductor device operable at large output power with minimum leakage current |
US6787820B2 (en) * | 2001-03-27 | 2004-09-07 | Matsushita Electric Industrial Co., Ltd. | Hetero-junction field effect transistor having an InGaAIN cap film |
US7038250B2 (en) * | 2003-05-28 | 2006-05-02 | Kabushiki Kaisha Toshiba | Semiconductor device suited for a high frequency amplifier |
US20050051796A1 (en) * | 2003-09-09 | 2005-03-10 | Cree, Inc. | Wide bandgap transistor devices with field plates |
US20050139838A1 (en) * | 2003-12-26 | 2005-06-30 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for manufacturing semiconductor device |
US20060060871A1 (en) * | 2004-01-23 | 2006-03-23 | International Rectifier Corp. | Enhancement mode III-nitride FET |
US20050189559A1 (en) * | 2004-02-27 | 2005-09-01 | Kabushiki Kaisha Toshiba | Semiconductor device |
US7859014B2 (en) * | 2004-06-24 | 2010-12-28 | Nec Corporation | Semiconductor device |
US20060202272A1 (en) * | 2005-03-11 | 2006-09-14 | Cree, Inc. | Wide bandgap transistors with gate-source field plates |
US20060273347A1 (en) * | 2005-06-06 | 2006-12-07 | Masahiro Hikita | Field-effect transistor and method for fabricating the same |
US20090121775A1 (en) * | 2005-07-08 | 2009-05-14 | Daisuke Ueda | Transistor and method for operating the same |
US7576373B1 (en) * | 2006-02-16 | 2009-08-18 | Panasonic Corporation | Nitride semiconductor device and method for manufacturing the same |
US20080087915A1 (en) * | 2006-10-12 | 2008-04-17 | Yasuhiro Uemoto | Nitride semiconductor device and method for fabricating the same |
US7893500B2 (en) * | 2006-11-21 | 2011-02-22 | Cree, Inc. | High voltage GaN transistors |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110227132A1 (en) * | 2008-12-05 | 2011-09-22 | Panasonic Corporation | Field-effect transistor |
US8441035B2 (en) | 2008-12-05 | 2013-05-14 | Panasonic Corporation | Field effect transistor and method of manufacturing the same |
US20110227093A1 (en) * | 2008-12-05 | 2011-09-22 | Panasonic Corporation | Field effect transistor and method of manufacturing the same |
US8956935B2 (en) * | 2011-02-10 | 2015-02-17 | Fujitsu Limited | Method for manufacturing compound semiconductor device |
CN102637721A (en) * | 2011-02-10 | 2012-08-15 | 富士通株式会社 | Compound semiconductor device, method for manufacturing the device and electric device |
US20120205717A1 (en) * | 2011-02-10 | 2012-08-16 | Fujitsu Limited | Compound semiconductor device, method for manufacturing the device and electric device |
US8729604B2 (en) * | 2011-02-10 | 2014-05-20 | Fujitsu Limited | Compound semiconductor device, method for manufacturing the device and electric device |
TWI462290B (en) * | 2011-02-10 | 2014-11-21 | Fujitsu Ltd | Compound semiconductor device, method for manufacturing the device and electric device |
US20140145243A1 (en) * | 2012-11-26 | 2014-05-29 | Triquint Semiconductor, Inc. | Group iii-nitride-based transistor with gate dielectric including a fluoride - or chloride- based compound |
US9029914B2 (en) * | 2012-11-26 | 2015-05-12 | Triquint Semiconductor, Inc. | Group III-nitride-based transistor with gate dielectric including a fluoride -or chloride- based compound |
US9761438B1 (en) * | 2014-05-08 | 2017-09-12 | Hrl Laboratories, Llc | Method for manufacturing a semiconductor structure having a passivated III-nitride layer |
US10164011B2 (en) | 2015-04-02 | 2018-12-25 | Panasonic Corporation | Nitride semiconductor device |
TWI626747B (en) * | 2015-05-18 | 2018-06-11 | 豐田自動車股份有限公司 | Hetero-junction semiconductor device and method of manufacturing a hetero-junction semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US7838904B2 (en) | 2010-11-23 |
US20080179694A1 (en) | 2008-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7838904B2 (en) | Nitride based semiconductor device with concave gate region | |
JP5492919B2 (en) | Semiconductor device | |
US9196614B2 (en) | Inverted III-nitride P-channel field effect transistor with hole carriers in the channel | |
US8779438B2 (en) | Field-effect transistor with nitride semiconductor and method for fabricating the same | |
US7714359B2 (en) | Field effect transistor having nitride semiconductor layer | |
US8390029B2 (en) | Semiconductor device for reducing and/or preventing current collapse | |
US7728356B2 (en) | P-GaN/AlGaN/AlN/GaN enhancement-mode field effect transistor | |
US7705371B2 (en) | Field effect transistor having reduced contact resistance and method for fabricating the same | |
US8344422B2 (en) | Semiconductor device | |
JP5810293B2 (en) | Nitride semiconductor device | |
US7985984B2 (en) | III-nitride semiconductor field effect transistor | |
US8330187B2 (en) | GaN-based field effect transistor | |
US20090008678A1 (en) | Semiconductor device | |
JP2007220895A (en) | Nitride semiconductor device and its manufacturing method | |
US10998435B2 (en) | Enhancement-mode device and method for manufacturing the same | |
JP2007088185A (en) | Semiconductor device and its fabrication process | |
JP5691138B2 (en) | Field effect transistor and manufacturing method thereof | |
KR20110058332A (en) | Enhancement nitride based semiconductor device employing floating gate structure | |
JP2023116995A (en) | Nitride semiconductor device and manufacturing method for nitride semiconductor device | |
US11699723B1 (en) | N-polar III-nitride device structures with a p-type layer | |
JP5773035B2 (en) | Compound semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |