US20070200611A1 - DRAM boosted voltage supply - Google Patents
DRAM boosted voltage supply Download PDFInfo
- Publication number
- US20070200611A1 US20070200611A1 US11/701,924 US70192407A US2007200611A1 US 20070200611 A1 US20070200611 A1 US 20070200611A1 US 70192407 A US70192407 A US 70192407A US 2007200611 A1 US2007200611 A1 US 2007200611A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- transistor
- capacitor
- terminal
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/145—Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/205—Substrate bias-voltage generators
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4074—Power supply or voltage generation circuits, e.g. bias voltage generators, substrate voltage generators, back-up power, power control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4085—Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
- H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
Definitions
- This invention relates to dynamic random access memories (DRAMs) and in particular to a boosted word line power supply charge pump and regulator for establishing word line voltage.
- DRAMs dynamic random access memories
- High density commercial DRAMS typically use capacitive pump voltage boosting circuits for providing sufficiently high voltage to drive DRAM word lines. Regulation of the voltage has been poor, and danger exists of generating voltages above the limits imposed by reliability requirements of the device technology.
- FET N-channel field effect transistor
- FIG. 1 illustrates a voltage boosting circuit according to the prior art and FIG. 2 illustrates clock signal waveforms used to drive the circuit.
- a pair of 25-channel transistors 1 and 2 are cross-coupled to form a bistable flip-flop, the sources of the transistors being connected to voltage rail V dd .
- the drain of each transistor is connected to the gate of the respective other transistor, and form nodes 3 and 4 which are connected through corresponding N-channel transistors 5 and 6 configured as diodes, to one terminal of a capacitor 7 .
- the other terminal of capacitor 7 is connected to ground.
- a clock source is connected through an inverter 8 and via capacitor 9 to node 4 , and another clock source is connected through an inverter 10 through capacitor 11 to node 3 .
- the clock source voltage at the output of inverter 8 is shown as waveform ⁇ 2 , varying between voltages V dd and V ss
- the clock source output at the output of inverter 10 is shown as waveform ⁇ 1 , varying between the voltages V dd and V ss .
- the output terminal of the circuit supplies the voltage V pp at the junction of the capacitor 7 and transistors 5 and 6 .
- capacitors 9 and 11 alternately charge between V ss and V dd and discharge to capacitor 7 .
- the external supply voltage V dd can vary between limits defined in the device specification, and also as a result of loading, both static and dynamic of other circuits using the same supply.
- the threshold voltage V tn is sensitive to variations in semiconductor processing, temperature and chip supply voltage, and this contributes to significant variation in the boosted supply.
- the boosted V pp supply itself varies as a function of load current drawn from capacitor 7 . Therefore the voltage at the output terminal, which is supposed to provide a stable word line voltage can vary substantially from the ideal. For example, it V dd is excessively high, this can cause the output voltage to soar to a level which could be damaging to word line access transistor gate insulation, damaging the memory. If V dd is low, it is possible that insufficient output voltage could be generated to drive the memory cell access transistors, making memory operation unreliable.
- the present invention is a circuit for providing an output voltage which can be used to drive memory word lines which can be as high as 2V dd ; it does not suffer the reduction of V tn of the prior art circuit. Thus even if V dd is low, the word line driving voltage even in the worst case would be higher than that of the prior art, increasing the reliability of operation of the memory.
- Another embodiment of the invention is a circuit for detecting the required word line driving voltage and for regulating the voltage boosting pump by enabling the pump to operate if the boosted voltage is low, causing the word line driving voltages to increase, and inhibiting the plump if the voltage reaches the correct word line voltage.
- This is achieved by utilizing a sample transistor which matches the memory cell access transistor which is to be enabled from the word line.
- the word line driving voltage is applied to the sample transistor, and when it begins to conduct current indicating that its threshold of operation has been reached, a current mirror provides an output voltage which is used in a feedback loop to inhibit operation of the voltage pump. Since the sample transistor is identical to the memory access transistor, the exactly correct word line driving voltage is maintained.
- the first and second embodiments are preferred to be used together, achieving the advantages of both.
- V bb negative substrate back-bias voltage
- An embodiment of the invention is a boosted voltage supply comprising a D.C. voltage supply terminal, first and second capacitors, the first capacitor having one terminal connected to ground and its other terminal to an output terminal switching apparatus for connecting one terminal of the second capacitor alternately between the voltage supply terminal and ground and connecting the other terminal of the second capacitor alternately between the voltage supply terminal and the output terminal whereby a boosted voltage regulated to the D.C. voltage supply is provided at the output terminal.
- DRAM dynamic random access
- a dynamic random access (DRAM) word line supply comprising an increasing voltage supply for the word line for connection to the word line from time to time, a memory cell access transistor for connecting a memory cell capacitor to a bit line having a gate connected to the word line, a sample transistor similar to the memory cell access transistor, apparatus for applying the voltage supply to the sample transistor for turning on the sample transistor at a supply voltage related to the characteristics of the sample transistor, and apparatus for inhibiting increase of the voltage supply upon turn-on of the sample transistor, whereby a voltage supply having a voltage level sufficient to turn-on the memory cell access transistor is provided for connection to the word line.
- DRAM dynamic random access
- FIG. 1 is schematic diagram of a prior art voltage boosting circuit
- FIG. 2 illustrates clock waveforms used to drive the circuit of FIG. 1 .
- FIG. 3 is a schematic diagram of an embodiment of the present invention.
- FIG. 4 illustrates clock signal waveforms used to operate the circuit of FIG. 3 .
- FIG. 5 is a schematic diagram of a boosted clock generator
- FIG. 6 is a partly schematic and partly block diagram illustration of another embodiment of the invention.
- Transistor 16 charges capacitor 15 to V dd with an N-channel threshold (V tn ) of V dd upon startup.
- a first pair of transistors formed of N-channel FET 17 and P-channel FET 18 are connected with their source-drain circuits in series between the junction of transistor 16 and capacitor 15 and V dd , the source of transistor 13 being connected with its substrate to the junction of transistor 16 and capacitor 15 . That junction forms the output 19 of the circuit, where the voltage V pp , the word line supply, is provided.
- a second pair of transistors one being P-channel FET 20 and one being N-channel FET 21 have their source-drain circuits connected in series between the voltage supply V dd and ground.
- the source of transistor 20 is connected to voltage supply V dd with its substrate.
- a second capacitor 22 is connected between the junctions of the two pairs of transistors.
- a third pair of transistors comprising N-channel FET 23 and P-channel FET 24 have their source-drain circuits connected in series between V dd and the output terminal 19 , the source of transistor 24 being connected to the output terminal with its substrate.
- a fourth pair of FETs comprised of P-channel FET 24 and N-channel FET 25 have their source-drain circuits connected in series between V dd and ground, the source of transistor 24 being connected to V dd with its substrate.
- a third capacitor 27 is connected between the junctions of the third and fourth pairs of transistors.
- Clock sources are applied to the gates of the various transistors as follows: ⁇ 1 to the gate of transistor 25 , / ⁇ 1 to the gate of transistor 20 , ⁇ 2 to the gate of transistor 21 , and / ⁇ 2 to the gate of transistor 26 .
- Boosted clock signals are applied to thy gates of the various transistors as follows: ⁇ 1 + to the gate of transistor 23 , / ⁇ 1 to the gate of transistor 18 , ⁇ 2 + to the gate of transistor 17 and / ⁇ 2 + to the gate of transistor 24 .
- FIG. 5 A schematic of a clock generator is shown in FIG. 5 .
- P-channel transistors 51 and 52 are cross-coupled to form a bistable flip-flop, the sources and substrates of the transistors being connected to the V pp output 19 , the gate of transistor 52 being connected to the drain of transistor 51 and the gate of transistor 51 being connected to the drain of transistor 52 .
- N-channel transistor 53 has its source-drain circuit connected between the drain of transistor 51 and ground and N-channel transistor 54 has its source-drain circuit connected between the drain of transistor 52 and ground.
- the clock ⁇ 1 is applied to the gate of transistor 54 and the clock / ⁇ 1 is-applied to the gate of transistor 53 .
- transistor 54 When the clock ⁇ dd goes high, transistor 54 is enabled and the junction of transistors 52 and 54 is pulled to ground, enabling transistor 51 which passes V pp to the junction of transistors 51 and 53 . This is the clock ⁇ 1 +, boosted to V pp .
- transistor 54 When the clock ⁇ 1 goes low, and / ⁇ 1 goes high, transistor 54 is inhibited and transistor 53 is enabled and the junction of transistors 51 and 53 ( ⁇ 1 +) is pulled to ground. This enables transistor 52 which passes V pp to the junction of transistors 52 and 54 , the clock / ⁇ 1 + output.
- a similar circuit (not shown) provides boosted clocks ⁇ 2 + and / ⁇ 2 +.
- FIG. 4 illustrates the clock signal logic levels and timing which are applied to the various gates, and reference is made thereto for the explanation below.
- the circuit then goes through a number of cycles to charge up reservoir capacitor 15 to the required level.
- the following discussion describes the voltages and charge transfers occurring in the pump circuit once the V pp level has almost reached the desired level, and is sufficient to fully turn on an N-channel transistor with its source at V dd .
- ⁇ 1 and / ⁇ 1 + go high, enabling transistors 23 and 25 .
- Capacitor 27 charges to the level of V dd .
- Transistors 23 and 25 are then inhibited, ceasing conduction at the end of the ⁇ 1 pulse.
- reservoir capacitor C R ( 15 ) typically has a large value so that the voltage step at node 19 will be attenuated to (C S /(C S +C R ))*(2V dd ⁇ V pp ), where C R and C S are the values of capacitors 15 and 22 or 27 respectively.
- the pump can attain a maximum level of 2V dd .
- the voltage pulses / ⁇ 2 and / ⁇ 2 + then go high, inhibiting transistors 23 and 25 , and after a discrete period of time ⁇ 1 and / ⁇ 1 + go high again, reconnecting capacitor 27 between V dd and ground. Again it charges, and as capacitor 27 is alternately switched between V dd and ground and output terminal 19 and V dd , the voltage between terminal 19 and ground rises to 2V dd .
- capacitor 22 A similar function occurs with capacitor 22 .
- capacitor 27 When the clock voltage / ⁇ 1 and / ⁇ 1 + go low, capacitor 27 is connected between terminal 19 and V dd through transistors 20 and 18 .
- capacitor 22 When the clock voltages ⁇ 2 and ⁇ 2 + go high, capacitor 22 is connected between V dd and ground via transistors 17 and 21 , charging capacitor 22 to the voltage V dd .
- capacitor 27 While capacitor 27 is being charged between V dd and ground, capacitor 22 is connected between output terminal 19 and V dd through FETs 20 and 18 , due to the phase and polarity of the clock signals / ⁇ 1 .
- the two capacitors 27 and 22 thus alternately charge and boost the voltage on capacitor 15 .
- the clock signals ⁇ 1 , ⁇ 2 , / ⁇ 1 and / ⁇ 2 have similar amplitudes, and vary between V dd , a logic 1, and a V ss , a logic zero.
- the clock signals ⁇ 1 +, ⁇ 2 +, / ⁇ 1 + and / ⁇ 2 + have similar amplitudes, and vary between V pp , a logic 1, and V ss (ground), and logic 0.
- the capacitors 15 , 22 and 27 charge from the main voltage supply V dd , and not from the clock sources. This allows the clock sources to have reduced power supply requirements, since they drive only the gates of the FETs which have minimal capacitance. This is in contrast to the prior art boosting circuit in which the clock sources supply the charge required for capacitors 9 and 11 ( FIG. 1 ), and thus supply the current required to boost the voltage, indirectly supplying part of the word line current.
- the N-channel transistor substrates should all be connected to a voltage V ss or V bb which is below V ss (ground) in this embodiment.
- V ss voltage
- V bb voltage below V ss (ground) in this embodiment.
- a word line voltage source such as provided on lead 29 is connected through a word line decoder 30 to a word line 31 .
- a memory cell access transistor 32 has its gate connected to the word line, and its source-drain circuit connected to a bit line 33 and to a memory cell bit storage capacitor 34 . The capacitor is referenced to the cell plate reference voltage V ref .
- the circuit of FIG. 6 provides a word line voltage regulator.
- a sample transistor 35 is fabricated identical to word line access transistor 32 . It thus exhibits the same characteristics, including the same thresholds of conduction.
- the source or transistor 35 is connected to the voltage supply V dd and the drain is connected through a P-channel transistor 36 to the word line voltage source lead 29 .
- the gate of transistor 36 is connected to its drain.
- a P-channel transistor 37 mirrors the current in transistor 36 having its gate connected to the gate and drain of transistor 36 , its source connected to the word line voltage source lead 29 and the drain connected to the drain of N-channel transistor 38 , which has its other source connected to ground (V ss ), and its gate connected to V dd , to operate in the linear region as a resistor.
- Transistors 36 and 37 form a current mirror of current passing through transistor 36 .
- V pp rises to the point at which transistor 35 begins to conduct
- a similar current is conducted through transistor 38 .
- a positive voltage appears between the junction of transistors 37 and 38 and ground. This voltage is used as a feedback voltage to inhibit the generation of additional increase in voltage of V pp on lead 29 .
- transistor 35 is identical to transistor 32 , the exactly correct V pp sufficient to turn on transistor 32 is set.
- the voltage V pp at lead 29 can be provided by means or a pump in accordance with the prior art, or preferably the voltage pump 39 described with reference to FIGS. 3 and 4 above.
- Either the prior art pump or the pump in accordance with the present invention is driven by an oscillator 40 , which provides the clock signals, e.g. ⁇ 1 , ⁇ 2 , / ⁇ 1 and / ⁇ 2 .
- Oscillator 44 has an inhibit input, which stops its operation upon receipt of an inhibit signal.
- the feedback voltage from the current mirror is applied via a pair of serially connected inverters 41 and 42 to the inhibit input of oscillator 44 .
- inverters 41 and 42 any even number of inverters could be used. Therefore when transistor 35 begins conduction, signifying that the correct word line (and transistor 32 ) driving voltage V pp has been reached, the feedback voltage to the inhibit input of oscillator 44 shuts oscillator 44 down, causing cessation of the charging of the capacitors in the voltage boosting circuits, and cessation of increasing of the voltage V pp .
- the voltage regulator described above thus eliminates the boosting of V pp if it is not required, and only allows the voltage boosting circuit to boost the voltage to the level required by the word line, i.e. cell access transistors. This saves power and provides protection to the cell access transistors, increasing reliability of the memory.
- the dangerous double boot-strap circuits boosting voltage to about 2V dd which were previously found on the chip are thus eliminated, and voltage stress is minimized.
- Narrow channel transistors can have higher than expected threshold voltages under back-bias conditions, and the present regulator which actually measures the memory cell access transistor turn-on voltage provides the exact word line supply voltage, neither too low nor too high.
- the combined embodiments of FIGS. 3 and 5 thus provide a substantially more reliable word line voltage, resulting in a more reliable memory, with reduced power requirements.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Nonlinear Science (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Dram (AREA)
- Dc-Dc Converters (AREA)
Abstract
A circuit for providing an output voltage for a DRAM word line which can be used to drive memory word lines which can be as high as 2Vdd. Transistors in a boosting circuit are fully switched, eliminating reduction of the boosting voltage by Vtn through the transistors. The boosting capacitors are charge by Vdd. A regulator detects conduction current of a replica of a memory cell access transistor, shutting off the boosting circuit clock oscillator when the correct voltage to operate the access transistor has been reached.
Description
- This application is a Continuation of application Ser. No. 11/113,816, filed Apr. 25, 2005, which is a Continuation of application Ser. No. 10/463,218, filed on Jun. 17, 2003, now U.S. Pat. No. 6,980,448, which is a Continuation of application Ser. No. 10/056,837, filed on Jan. 24, 2002, now U.S. Pat. No. 6,580,654, which is a Continuation of application Ser. No. 09/819,488, filed on Mar. 28, 2001, now U.S. Pat. No. 6,614,705, which is a Continuation of application Ser. No. 09/483,626, filed Jan. 14, 2000, now U.S. Pat. No. 6,236,581, which is a is a Divisional of Ser. No. 09/178,977, filed Oct. 26, 1998, now U.S. Pat. No. 6,055,201, which is a Continuation of Ser. No. 08/921,579, filed Sep. 2, 1997, now U.S. Pat. No. 5,828,620, which is a File Wrapper Continuation of Ser. No. 08/418,403, filed Apr. 7, 1995, now Abandoned, which is a Continuation of Ser. No. 08/134,621, filed Oct. 12, 1993, now U.S. Pat. No. 5,406,523, which is a Divisional of Ser. No. 07/680,994, filed Apr. 5, 1991, now U.S. Pat. No. 5,267,201, which relates to United Kingdom Application Nos. 9107110.0 filed Apr. 5, 1991 and 9007791.8 filed Apr. 6, 1990. The entire teachings of the above applications are incorporated herein by reference.
- This invention relates to dynamic random access memories (DRAMs) and in particular to a boosted word line power supply charge pump and regulator for establishing word line voltage.
- High density commercial DRAMS typically use capacitive pump voltage boosting circuits for providing sufficiently high voltage to drive DRAM word lines. Regulation of the voltage has been poor, and danger exists of generating voltages above the limits imposed by reliability requirements of the device technology. Such circuits, where a supply voltage of Vdd is present, generate a maximum achievable voltage of 2Vdd=31 Vtn where Vtn is the threshold voltage of an N-channel field effect transistor (FET).
-
FIG. 1 illustrates a voltage boosting circuit according to the prior art andFIG. 2 illustrates clock signal waveforms used to drive the circuit. - A pair of 25-
channel transistors 1 and 2 are cross-coupled to form a bistable flip-flop, the sources of the transistors being connected to voltage rail Vdd. The drain of each transistor, is connected to the gate of the respective other transistor, andform nodes 3 and 4 which are connected through corresponding N-channel transistors 5 and 6 configured as diodes, to one terminal of a capacitor 7. The other terminal of capacitor 7 is connected to ground. - A clock source is connected through an
inverter 8 and viacapacitor 9 to node 4, and another clock source is connected through aninverter 10 throughcapacitor 11 tonode 3. - The clock source voltage at the output of
inverter 8 is shown as waveform φ2, varying between voltages Vdd and Vss, and the clock source output at the output ofinverter 10 is shown as waveform φ1, varying between the voltages Vdd and Vss. - The output terminal of the circuit supplies the voltage Vpp at the junction of the capacitor 7 and transistors 5 and 6.
- Operation of the above-described circuit is well known. As the levels of φ1 and φ2 vary as shown in
FIG. 2 ,capacitors - It should be noted that the external supply voltage Vdd can vary between limits defined in the device specification, and also as a result of loading, both static and dynamic of other circuits using the same supply. The threshold voltage Vtn is sensitive to variations in semiconductor processing, temperature and chip supply voltage, and this contributes to significant variation in the boosted supply. Finally the boosted Vpp supply itself varies as a function of load current drawn from capacitor 7. Therefore the voltage at the output terminal, which is supposed to provide a stable word line voltage can vary substantially from the ideal. For example, it Vdd is excessively high, this can cause the output voltage to soar to a level which could be damaging to word line access transistor gate insulation, damaging the memory. If Vdd is low, it is possible that insufficient output voltage could be generated to drive the memory cell access transistors, making memory operation unreliable.
- The present invention is a circuit for providing an output voltage which can be used to drive memory word lines which can be as high as 2Vdd; it does not suffer the reduction of Vtn of the prior art circuit. Thus even if Vdd is low, the word line driving voltage even in the worst case would be higher than that of the prior art, increasing the reliability of operation of the memory.
- The above is achieved by fully switching the transistors in a boosting circuit, rather than employing N-channel source followers as “diodes”. This eliminates reduction of the boosting voltage by Vtn.
- Another embodiment of the invention is a circuit for detecting the required word line driving voltage and for regulating the voltage boosting pump by enabling the pump to operate if the boosted voltage is low, causing the word line driving voltages to increase, and inhibiting the plump if the voltage reaches the correct word line voltage. This is achieved by utilizing a sample transistor which matches the memory cell access transistor which is to be enabled from the word line. The word line driving voltage is applied to the sample transistor, and when it begins to conduct current indicating that its threshold of operation has been reached, a current mirror provides an output voltage which is used in a feedback loop to inhibit operation of the voltage pump. Since the sample transistor is identical to the memory access transistor, the exactly correct word line driving voltage is maintained.
- Thus accurate regulation of the boosted word line voltage is produced, without the danger of damaging voltages. Because once the correct word line driving voltage is reached, the voltage pump is inhibited, there is no additional power required to charge voltage boosting capacitors higher than this point, saving power. Since the voltage that is exactly that required is generated, improved reliability is achieved because double boot-strap voltages on the chip are eliminated. The circuit is thus of high efficiency.
- The first and second embodiments are preferred to be used together, achieving the advantages of both.
- The same basic design could also be employed as a negative substrate back-bias voltage (Vbb) generator.
- An embodiment of the invention is a boosted voltage supply comprising a D.C. voltage supply terminal, first and second capacitors, the first capacitor having one terminal connected to ground and its other terminal to an output terminal switching apparatus for connecting one terminal of the second capacitor alternately between the voltage supply terminal and ground and connecting the other terminal of the second capacitor alternately between the voltage supply terminal and the output terminal whereby a boosted voltage regulated to the D.C. voltage supply is provided at the output terminal.
- Another embodiment of the invention is a dynamic random access (DRAM) word line supply comprising an increasing voltage supply for the word line for connection to the word line from time to time, a memory cell access transistor for connecting a memory cell capacitor to a bit line having a gate connected to the word line, a sample transistor similar to the memory cell access transistor, apparatus for applying the voltage supply to the sample transistor for turning on the sample transistor at a supply voltage related to the characteristics of the sample transistor, and apparatus for inhibiting increase of the voltage supply upon turn-on of the sample transistor, whereby a voltage supply having a voltage level sufficient to turn-on the memory cell access transistor is provided for connection to the word line.
- A better understanding of the invention will be obtained by reference to the detailed description below, in conjunction with the following drawings, in which:
-
FIG. 1 is schematic diagram of a prior art voltage boosting circuit, -
FIG. 2 illustrates clock waveforms used to drive the circuit ofFIG. 1 , -
FIG. 3 is a schematic diagram of an embodiment of the present invention, -
FIG. 4 illustrates clock signal waveforms used to operate the circuit ofFIG. 3 , -
FIG. 5 is a schematic diagram of a boosted clock generator, and -
FIG. 6 is a partly schematic and partly block diagram illustration of another embodiment of the invention. - With reference to
FIG. 3 , a capacitor 15 is connected in a series circuit between ground and through an N-channel fieldeffect transistor FET 16, configured as a diode, with gate and drain connected to a voltage source V=hd dd=l .Transistor 16 charges capacitor 15 to Vdd with an N-channel threshold (Vtn) of Vdd upon startup. - A first pair of transistors formed of N-
channel FET 17 and P-channel FET 18 are connected with their source-drain circuits in series between the junction oftransistor 16 and capacitor 15 and Vdd, the source of transistor 13 being connected with its substrate to the junction oftransistor 16 and capacitor 15. That junction forms theoutput 19 of the circuit, where the voltage Vpp, the word line supply, is provided. - A second pair of transistors, one being P-
channel FET 20 and one being N-channel FET 21 have their source-drain circuits connected in series between the voltage supply Vdd and ground. The source oftransistor 20 is connected to voltage supply Vdd with its substrate. Asecond capacitor 22 is connected between the junctions of the two pairs of transistors. - While the above-described circuit would operate in a manner to be described below to generate a voltage 2Vdd at the
output 19, it provides only a half wave boosting function, and should significant current be drawn, the voltage could drop. In order to provide a full wave boosting function, an additional circuit is included as follows. - A third pair of transistors comprising N-
channel FET 23 and P-channel FET 24 have their source-drain circuits connected in series between Vdd and theoutput terminal 19, the source oftransistor 24 being connected to the output terminal with its substrate. A fourth pair of FETs comprised of P-channel FET 24 and N-channel FET 25 have their source-drain circuits connected in series between Vdd and ground, the source oftransistor 24 being connected to Vdd with its substrate. Athird capacitor 27 is connected between the junctions of the third and fourth pairs of transistors. - Clock sources are applied to the gates of the various transistors as follows: φ1 to the gate of
transistor 25, /φ1 to the gate oftransistor 20, φ2 to the gate oftransistor 21, and /φ2 to the gate oftransistor 26. - Boosted clock signals are applied to thy gates of the various transistors as follows: φ1+ to the gate of
transistor 23, /φ1 to the gate oftransistor 18, φ2+ to the gate oftransistor 17 and /φ2+ to the gate oftransistor 24. - A schematic of a clock generator is shown in
FIG. 5 . P-channel transistors transistor 52 being connected to the drain oftransistor 51 and the gate oftransistor 51 being connected to the drain oftransistor 52. N-channel transistor 53 has its source-drain circuit connected between the drain oftransistor 51 and ground and N-channel transistor 54 has its source-drain circuit connected between the drain oftransistor 52 and ground. The clock φ1 is applied to the gate oftransistor 54 and the clock /φ1 is-applied to the gate oftransistor 53. - When the clock φdd goes high,
transistor 54 is enabled and the junction oftransistors transistor 51 which passes Vpp to the junction oftransistors transistor 54 is inhibited andtransistor 53 is enabled and the junction oftransistors 51 and 53 (φ1+) is pulled to ground. This enablestransistor 52 which passes Vpp to the junction oftransistors - A similar circuit (not shown) provides boosted clocks φ2+ and /φ2+.
-
FIG. 4 illustrates the clock signal logic levels and timing which are applied to the various gates, and reference is made thereto for the explanation below. - In operation, at initialization, capacitor 15 is charged through the N-
channel FET diode 16 from Vdd, charging it up to Vdd=31 Vtn. The circuit then goes through a number of cycles to charge up reservoir capacitor 15 to the required level. The following discussion describes the voltages and charge transfers occurring in the pump circuit once the Vpp level has almost reached the desired level, and is sufficient to fully turn on an N-channel transistor with its source at Vdd. - Now considering the switching circuit for
capacitor 27 to the left ofdiode 16, and the waveforms ofFIG. 4 , φ1 and /φ1+ go high, enablingtransistors Capacitor 27 charges to the level of Vdd. Transistors 23 and 25 are then inhibited, ceasing conduction at the end of the φ1 pulse. - After a discrete period of time, /φ2 and /φ2+ go low and
transistors output terminal 19 and the other, negative terminal ofcapacitor 27 becomes connected to Vdd. If capacitance CR (15) was equal to 0, the voltage from the positive terminal ofcapacitor 27, atterminal 19 to ground would be equal to the initial voltage oncapacitor 27 plus the voltage Vdd to ground, i.e. 2Vdd. However, reservoir capacitor CR (15) typically has a large value so that the voltage step atnode 19 will be attenuated to (CS/(CS+CR))*(2Vdd−Vpp), where CR and CS are the values ofcapacitors - The voltage pulses /φ2 and /φ2+ then go high, inhibiting
transistors capacitor 27 between Vdd and ground. Again it charges, and ascapacitor 27 is alternately switched between Vdd and ground andoutput terminal 19 and Vdd, the voltage betweenterminal 19 and ground rises to 2Vdd. - A similar function occurs with
capacitor 22. When the clock voltage /φ1 and /φ1+ go low,capacitor 27 is connected betweenterminal 19 and Vdd throughtransistors capacitor 22 is connected between Vdd and ground viatransistors capacitor 22 to the voltage Vdd. Thus, whilecapacitor 27 is being charged between Vdd and ground,capacitor 22 is connected betweenoutput terminal 19 and Vdd throughFETs capacitors - The clock signals φ1, φ2, /φ1 and /φ2 have similar amplitudes, and vary between Vdd, a logic 1, and a Vss, a logic zero.
- The clock signals φ1+, φ2+, /φ1+ and /φ2+ have similar amplitudes, and vary between Vpp, a logic 1, and Vss (ground), and logic 0.
- It should be noted that the
capacitors capacitors 9 and 11 (FIG. 1 ), and thus supply the current required to boost the voltage, indirectly supplying part of the word line current. - In addition, since the voltage boosting current is not routed through an FET configured as a diode, as in the prior art circuit, there is no reduction of the boosting voltage by a threshold of conduction voltage Vtn as in the prior art.
- Since non-overlapping clocks are used, the boosting current will not flow between the
output terminal 19 and Vdd. This also prevents charge from leaking away from the capacitor 15 during switching. - It is preferred that the N-channel transistor substrates should all be connected to a voltage Vss or Vbb which is below Vss (ground) in this embodiment. The connection of the substrates of the P-
channel transistors - Turning now to
FIG. 6 , a word line supply is shown. A word line voltage source such as provided onlead 29 is connected through aword line decoder 30 to aword line 31. A memorycell access transistor 32 has its gate connected to the word line, and its source-drain circuit connected to abit line 33 and to a memory cellbit storage capacitor 34. The capacitor is referenced to the cell plate reference voltage Vref. - In operation of the above well-known circuit, if a voltage Vpp on
lead 29 is supplied through aword line decoder 30 to aword line 31, which voltage is applied to the gate oftransistor 32, the bitstorage charge capacitor 34 is connected to bitline 33 throughtransistor 32. The charge stored oncapacitor 34 is thereby transferred tobat line 33. - The circuit of
FIG. 6 provides a word line voltage regulator. Asample transistor 35 is fabricated identical to wordline access transistor 32. It thus exhibits the same characteristics, including the same thresholds of conduction. - The source or
transistor 35 is connected to the voltage supply Vdd and the drain is connected through a P-channel transistor 36 to the word linevoltage source lead 29. The gate oftransistor 36 is connected to its drain. - A P-
channel transistor 37 mirrors the current intransistor 36 having its gate connected to the gate and drain oftransistor 36, its source connected to the word line voltage source lead 29 and the drain connected to the drain of N-channel transistor 38, which has its other source connected to ground (Vss), and its gate connected to Vdd, to operate in the linear region as a resistor. -
Transistors transistor 36. When Vpp rises to the point at whichtransistor 35 begins to conduct, a similar current is conducted throughtransistor 38. A positive voltage appears between the junction oftransistors lead 29. - Since
transistor 35 is identical totransistor 32, the exactly correct Vpp sufficient to turn ontransistor 32 is set. - The voltage Vpp at
lead 29 can be provided by means or a pump in accordance with the prior art, or preferably thevoltage pump 39 described with reference toFIGS. 3 and 4 above. Either the prior art pump or the pump in accordance with the present invention is driven by an oscillator 40, which provides the clock signals, e.g. φ1, φ2, /φ1 and /φ2.Oscillator 44 has an inhibit input, which stops its operation upon receipt of an inhibit signal. - The feedback voltage from the current mirror is applied via a pair of serially connected
inverters oscillator 44. Actually, any even number of inverters could be used. Therefore whentransistor 35 begins conduction, signifying that the correct word line (and transistor 32) driving voltage Vpp has been reached, the feedback voltage to the inhibit input ofoscillator 44 shutsoscillator 44 down, causing cessation of the charging of the capacitors in the voltage boosting circuits, and cessation of increasing of the voltage Vpp. - The voltage regulator described above thus eliminates the boosting of Vpp if it is not required, and only allows the voltage boosting circuit to boost the voltage to the level required by the word line, i.e. cell access transistors. This saves power and provides protection to the cell access transistors, increasing reliability of the memory. The dangerous double boot-strap circuits boosting voltage to about 2Vdd which were previously found on the chip are thus eliminated, and voltage stress is minimized.
- Narrow channel transistors can have higher than expected threshold voltages under back-bias conditions, and the present regulator which actually measures the memory cell access transistor turn-on voltage provides the exact word line supply voltage, neither too low nor too high. The combined embodiments of
FIGS. 3 and 5 thus provide a substantially more reliable word line voltage, resulting in a more reliable memory, with reduced power requirements. - A person understanding this invention may now conceive of alternative structures and embodiments or variations of the above. All of those which fall within the scope of the claims appended hereto are considered to be part of the present invention.
Claims (2)
1. A boosted voltage supply comprising:
DC voltage supply providing plural voltage levels;
a boosting capacitor having first and second terminals; and
a switching circuit including a first transistor between one level of the voltage supply and the first terminal of the boosting capacitor and a second transistor between the first terminal of the boosting capacitor and a capacitive load, the first transistor and the second transistor being driven by clock signals, the switching circuit alternately connecting the first terminal of the boosting capacitor to the voltage supply and to the capacitive load while alternating the level of the voltage supply connected to the second terminal of the boosting capacitor to pump the voltage on the capacitive load to a boosted voltage level greater than and of the same polarity as the DC voltage supply, the second transistor being fully switched to substantially eliminate a threshold voltage reduction of boosted voltage.
2. A method of supplying a boosted voltage comprising:
providing plural voltage levels and a boosting capacitor having first and second terminals; and
with clock signals applied to switches, alternately switching the first terminal of the boosting capacitor to the voltage supply and to a capacitive load while alternating the level of the voltage supply connected to the second terminal of the boosting capacitor to pump the capacitive load to a boosted voltage level greater than and of the same polarity as the DC voltage supply, the switch between the first terminal of the boosting capacitor and the capacitive load being =p1 fully switched to substantially eliminate a threshold voltage reduction of boosted voltage.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/701,924 US20070200611A1 (en) | 1990-04-06 | 2007-02-02 | DRAM boosted voltage supply |
Applications Claiming Priority (15)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB909007791A GB9007791D0 (en) | 1990-04-06 | 1990-04-06 | High voltage boosted wordline supply charge pump and regulator for dram |
GB9007791.8 | 1990-04-06 | ||
GB9107110A GB2244392A (en) | 1990-04-06 | 1991-04-05 | High voltage boosted word line supply charge pump and regulator for dram |
US07/680,994 US5267201A (en) | 1990-04-06 | 1991-04-05 | High voltage boosted word line supply charge pump regulator for DRAM |
GB9107110.0 | 1991-04-05 | ||
US08/134,621 US5406523A (en) | 1990-04-06 | 1993-10-12 | High voltage boosted word line supply charge pump and regulator for DRAM |
US41840395A | 1995-04-07 | 1995-04-07 | |
US08/921,579 US5828620A (en) | 1990-04-06 | 1997-09-02 | High voltage boosted word line supply charge pump and regulator for DRAM |
US09/178,977 US6055201A (en) | 1990-04-06 | 1998-10-26 | High voltage boosted word line supply charge pump and regulator for DRAM |
US09/483,626 US6236581B1 (en) | 1990-04-06 | 2000-01-14 | High voltage boosted word line supply charge pump and regulator for DRAM |
US09/819,488 US6614705B2 (en) | 1990-04-06 | 2001-03-28 | Dynamic random access memory boosted voltage supply |
US10/056,837 US6580654B2 (en) | 1990-04-06 | 2002-01-24 | Boosted voltage supply |
US10/463,218 US6980448B2 (en) | 1990-04-06 | 2003-06-17 | DRAM boosted voltage supply |
US11/113,816 US20060028899A1 (en) | 1990-04-06 | 2005-04-25 | DRAM boosted voltage supply |
US11/701,924 US20070200611A1 (en) | 1990-04-06 | 2007-02-02 | DRAM boosted voltage supply |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/113,816 Continuation US20060028899A1 (en) | 1990-04-06 | 2005-04-25 | DRAM boosted voltage supply |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070200611A1 true US20070200611A1 (en) | 2007-08-30 |
Family
ID=10673991
Family Applications (9)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/684,252 Expired - Lifetime US5699313A (en) | 1990-04-06 | 1996-07-19 | High voltage boosted word line supply charge pump and regulator for dram |
US08/921,579 Expired - Lifetime US5828620A (en) | 1990-04-06 | 1997-09-02 | High voltage boosted word line supply charge pump and regulator for DRAM |
US09/178,977 Expired - Fee Related US6055201A (en) | 1990-04-06 | 1998-10-26 | High voltage boosted word line supply charge pump and regulator for DRAM |
US09/483,626 Expired - Fee Related US6236581B1 (en) | 1990-04-06 | 2000-01-14 | High voltage boosted word line supply charge pump and regulator for DRAM |
US09/819,488 Expired - Fee Related US6614705B2 (en) | 1990-04-06 | 2001-03-28 | Dynamic random access memory boosted voltage supply |
US10/056,837 Expired - Fee Related US6580654B2 (en) | 1990-04-06 | 2002-01-24 | Boosted voltage supply |
US10/463,218 Expired - Fee Related US6980448B2 (en) | 1990-04-06 | 2003-06-17 | DRAM boosted voltage supply |
US11/113,816 Abandoned US20060028899A1 (en) | 1990-04-06 | 2005-04-25 | DRAM boosted voltage supply |
US11/701,924 Abandoned US20070200611A1 (en) | 1990-04-06 | 2007-02-02 | DRAM boosted voltage supply |
Family Applications Before (8)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/684,252 Expired - Lifetime US5699313A (en) | 1990-04-06 | 1996-07-19 | High voltage boosted word line supply charge pump and regulator for dram |
US08/921,579 Expired - Lifetime US5828620A (en) | 1990-04-06 | 1997-09-02 | High voltage boosted word line supply charge pump and regulator for DRAM |
US09/178,977 Expired - Fee Related US6055201A (en) | 1990-04-06 | 1998-10-26 | High voltage boosted word line supply charge pump and regulator for DRAM |
US09/483,626 Expired - Fee Related US6236581B1 (en) | 1990-04-06 | 2000-01-14 | High voltage boosted word line supply charge pump and regulator for DRAM |
US09/819,488 Expired - Fee Related US6614705B2 (en) | 1990-04-06 | 2001-03-28 | Dynamic random access memory boosted voltage supply |
US10/056,837 Expired - Fee Related US6580654B2 (en) | 1990-04-06 | 2002-01-24 | Boosted voltage supply |
US10/463,218 Expired - Fee Related US6980448B2 (en) | 1990-04-06 | 2003-06-17 | DRAM boosted voltage supply |
US11/113,816 Abandoned US20060028899A1 (en) | 1990-04-06 | 2005-04-25 | DRAM boosted voltage supply |
Country Status (2)
Country | Link |
---|---|
US (9) | US5699313A (en) |
GB (2) | GB9007791D0 (en) |
Families Citing this family (126)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9007790D0 (en) | 1990-04-06 | 1990-06-06 | Lines Valerie L | Dynamic memory wordline driver scheme |
GB9007791D0 (en) * | 1990-04-06 | 1990-06-06 | Foss Richard C | High voltage boosted wordline supply charge pump and regulator for dram |
US5289025A (en) * | 1991-10-24 | 1994-02-22 | At&T Bell Laboratories | Integrated circuit having a boosted node |
DE69314164T2 (en) * | 1992-11-18 | 1998-01-15 | Oki Electric Ind Co Ltd | POWER SUPPLY VOLTAGE HIGHER |
KR0137317B1 (en) * | 1994-12-29 | 1998-04-29 | 김광호 | Boost circuit of semiconductor memory device |
US6048734A (en) | 1995-09-15 | 2000-04-11 | The Regents Of The University Of Michigan | Thermal microvalves in a fluid flow method |
US5748547A (en) * | 1996-05-24 | 1998-05-05 | Shau; Jeng-Jye | High performance semiconductor memory devices having multiple dimension bit lines |
US20050036363A1 (en) * | 1996-05-24 | 2005-02-17 | Jeng-Jye Shau | High performance embedded semiconductor memory devices with multiple dimension first-level bit-lines |
US7064376B2 (en) * | 1996-05-24 | 2006-06-20 | Jeng-Jye Shau | High performance embedded semiconductor memory devices with multiple dimension first-level bit-lines |
IE970055A1 (en) * | 1997-01-29 | 1998-07-29 | Skelbrook Limited | A charge pump circuit |
KR100273208B1 (en) * | 1997-04-02 | 2000-12-15 | 김영환 | High efficiency charge pump circuit for semiconductor memory device |
US6157566A (en) * | 1997-08-20 | 2000-12-05 | Micron Technology, Inc. | Reduced leakage DRAM storage unit |
US5933386A (en) * | 1997-12-23 | 1999-08-03 | Mitsubishi Semiconductor America, Inc. | Driving memory bitlines using boosted voltage |
KR100280434B1 (en) * | 1998-01-23 | 2001-03-02 | 김영환 | High voltage generation circuit |
JP3248576B2 (en) * | 1998-10-05 | 2002-01-21 | 日本電気株式会社 | Boost circuit and boost method |
US6831493B2 (en) * | 1998-10-30 | 2004-12-14 | Mosaid Technologies Incorporated | Duty cycle regulator |
CA2250538A1 (en) | 1998-10-30 | 2000-04-30 | Mosaid Technologies Incorporated | Duty cycle regulator |
US6320797B1 (en) | 1999-02-24 | 2001-11-20 | Micron Technology, Inc. | Method and circuit for regulating the output voltage from a charge pump circuit, and memory device using same |
US6160723A (en) | 1999-03-01 | 2000-12-12 | Micron Technology, Inc. | Charge pump circuit including level shifters for threshold voltage cancellation and clock signal boosting, and memory device using same |
US6242970B1 (en) * | 1999-09-04 | 2001-06-05 | Texas Instruments Incorporated | Charge-pump device and method of sequencing charge-pump switches |
JP3910765B2 (en) * | 1999-09-08 | 2007-04-25 | 株式会社東芝 | Voltage generation circuit and voltage transfer circuit using the same |
KR100387266B1 (en) * | 1999-12-28 | 2003-06-11 | 주식회사 하이닉스반도체 | Voltage control circuit |
US6313712B1 (en) | 2000-06-13 | 2001-11-06 | International Business Machines Corporation | Low power crystal oscillator having improved long term and short term stability |
DK200001482A (en) | 2000-10-05 | 2002-04-06 | Forskningsct Risoe | Electrochemical cell and process for making same. |
EP1221760A3 (en) * | 2001-01-05 | 2002-11-13 | Nokia Corporation | Voltage combiner circuit for electrical loads |
US6483377B2 (en) * | 2001-01-10 | 2002-11-19 | Texas Instruments Incorporated | Low slew rate charge pump |
KR100374644B1 (en) * | 2001-01-27 | 2003-03-03 | 삼성전자주식회사 | Voltage booster circuit capable of controlling boosting voltage |
US6692700B2 (en) | 2001-02-14 | 2004-02-17 | Handylab, Inc. | Heat-reduction methods and systems related to microfluidic devices |
US7323140B2 (en) | 2001-03-28 | 2008-01-29 | Handylab, Inc. | Moving microdroplets in a microfluidic device |
US7010391B2 (en) | 2001-03-28 | 2006-03-07 | Handylab, Inc. | Methods and systems for control of microfluidic devices |
US7829025B2 (en) | 2001-03-28 | 2010-11-09 | Venture Lending & Leasing Iv, Inc. | Systems and methods for thermal actuation of microfluidic devices |
US8895311B1 (en) | 2001-03-28 | 2014-11-25 | Handylab, Inc. | Methods and systems for control of general purpose microfluidic devices |
US6852287B2 (en) | 2001-09-12 | 2005-02-08 | Handylab, Inc. | Microfluidic devices having a reduced number of input and output connections |
US20030016070A1 (en) * | 2001-07-17 | 2003-01-23 | Wenhua Yang | Bootstrap module for multi-stage circuit |
US6535424B2 (en) | 2001-07-25 | 2003-03-18 | Advanced Micro Devices, Inc. | Voltage boost circuit using supply voltage detection to compensate for supply voltage variations in read mode voltage |
US6639864B2 (en) * | 2001-12-18 | 2003-10-28 | Intel Corporation | Flash device operating from a power-supply-in-package (PSIP) or from a power supply on chip |
US6809986B2 (en) | 2002-08-29 | 2004-10-26 | Micron Technology, Inc. | System and method for negative word line driver circuit |
US6735145B1 (en) * | 2002-11-04 | 2004-05-11 | International Business Machines Corp. | Method and circuit for optimizing power consumption and performance of driver circuits |
US6833753B2 (en) * | 2002-11-27 | 2004-12-21 | Texas Instruments Incorporated | Method and system for signal dependent boosting in sampling circuits |
US6798275B1 (en) | 2003-04-03 | 2004-09-28 | Advanced Micro Devices, Inc. | Fast, accurate and low power supply voltage booster using A/D converter |
KR100536603B1 (en) * | 2003-07-10 | 2005-12-14 | 삼성전자주식회사 | Charge pump circuit having select mode |
EP3718635A1 (en) | 2003-07-31 | 2020-10-07 | Handylab, Inc. | Processing particle-containing samples |
JP2005151777A (en) * | 2003-11-19 | 2005-06-09 | Sanyo Electric Co Ltd | Charge pumping circuit and amplifier |
US20110026323A1 (en) | 2009-07-30 | 2011-02-03 | International Business Machines Corporation | Gated Diode Memory Cells |
US8445946B2 (en) * | 2003-12-11 | 2013-05-21 | International Business Machines Corporation | Gated diode memory cells |
US7494066B2 (en) * | 2003-12-19 | 2009-02-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US7184284B2 (en) * | 2004-03-30 | 2007-02-27 | Micron Technology, Inc. | Closed-loop high voltage booster |
CA3198754A1 (en) | 2004-05-03 | 2005-11-17 | Handylab, Inc. | A microfluidic device and methods for processing polynucleotide-containing samples |
US8852862B2 (en) | 2004-05-03 | 2014-10-07 | Handylab, Inc. | Method for processing polynucleotide-containing samples |
US7119604B2 (en) * | 2004-06-17 | 2006-10-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Back-bias voltage regulator having temperature and process variation compensation and related method of regulating a back-bias voltage |
JP4290680B2 (en) * | 2004-07-29 | 2009-07-08 | シャープ株式会社 | Capacitive load charge / discharge device and liquid crystal display device having the same |
KR100541370B1 (en) * | 2004-09-06 | 2006-01-10 | 주식회사 하이닉스반도체 | Semiconductor memory device |
EP1645994A1 (en) * | 2004-10-07 | 2006-04-12 | EM Microelectronic-Marin SA | Passive transponder having a voltage booster circuit |
US8035148B2 (en) | 2005-05-17 | 2011-10-11 | Analog Devices, Inc. | Micromachined transducer integrated with a charge pump |
US7859935B2 (en) * | 2005-12-28 | 2010-12-28 | International Business Machines Corporation | Memory system with low current consumption and method for the same |
US8048089B2 (en) | 2005-12-30 | 2011-11-01 | Edge Systems Corporation | Apparatus and methods for treating the skin |
US11806718B2 (en) | 2006-03-24 | 2023-11-07 | Handylab, Inc. | Fluorescence detector for microfluidic diagnostic system |
US7998708B2 (en) | 2006-03-24 | 2011-08-16 | Handylab, Inc. | Microfluidic system for amplifying and detecting polynucleotides in parallel |
US10900066B2 (en) | 2006-03-24 | 2021-01-26 | Handylab, Inc. | Microfluidic system for amplifying and detecting polynucleotides in parallel |
US8088616B2 (en) | 2006-03-24 | 2012-01-03 | Handylab, Inc. | Heater unit for microfluidic diagnostic system |
EP2001990B1 (en) | 2006-03-24 | 2016-06-29 | Handylab, Inc. | Integrated system for processing microfluidic samples, and method of using same |
US8883490B2 (en) | 2006-03-24 | 2014-11-11 | Handylab, Inc. | Fluorescence detector for microfluidic diagnostic system |
US9566088B2 (en) | 2006-03-29 | 2017-02-14 | Edge Systems Llc | Devices, systems and methods for treating the skin |
FR2900752B1 (en) * | 2006-05-05 | 2008-10-10 | Inside Contactless Sa | METHOD AND DEVICE FOR DATA TRANSMISSION BY LOAD MODULATION |
JP5261888B2 (en) * | 2006-05-18 | 2013-08-14 | 富士通セミコンダクター株式会社 | Semiconductor memory device |
KR100798797B1 (en) * | 2006-06-30 | 2008-01-29 | 주식회사 하이닉스반도체 | Semiconductor memory device with internal voltage generator and therefor operation method |
EP1895646A1 (en) * | 2006-09-01 | 2008-03-05 | STMicroelectronics (Research & Development) Limited | Improvements in or relating to charge pumps |
WO2008061165A2 (en) | 2006-11-14 | 2008-05-22 | Handylab, Inc. | Microfluidic cartridge and method of making same |
US7466188B2 (en) * | 2006-12-21 | 2008-12-16 | International Business Machines Corporation | Stress control mechanism for use in high-voltage applications in an integrated circuit |
KR100870433B1 (en) * | 2007-06-08 | 2008-11-26 | 주식회사 하이닉스반도체 | Semiconductor device |
US9186677B2 (en) | 2007-07-13 | 2015-11-17 | Handylab, Inc. | Integrated apparatus for performing nucleic acid extraction and diagnostic testing on multiple biological samples |
US20090136385A1 (en) | 2007-07-13 | 2009-05-28 | Handylab, Inc. | Reagent Tube |
US8182763B2 (en) | 2007-07-13 | 2012-05-22 | Handylab, Inc. | Rack for sample tubes and reagent holders |
US8133671B2 (en) | 2007-07-13 | 2012-03-13 | Handylab, Inc. | Integrated apparatus for performing nucleic acid extraction and diagnostic testing on multiple biological samples |
US8105783B2 (en) | 2007-07-13 | 2012-01-31 | Handylab, Inc. | Microfluidic cartridge |
USD621060S1 (en) | 2008-07-14 | 2010-08-03 | Handylab, Inc. | Microfluidic cartridge |
US9618139B2 (en) | 2007-07-13 | 2017-04-11 | Handylab, Inc. | Integrated heater and magnetic separator |
US8287820B2 (en) | 2007-07-13 | 2012-10-16 | Handylab, Inc. | Automated pipetting apparatus having a combined liquid pump and pipette head system |
ES2648798T3 (en) | 2007-07-13 | 2018-01-08 | Handylab, Inc. | Polynucleotide capture materials and methods of use thereof |
US8044705B2 (en) * | 2007-08-28 | 2011-10-25 | Sandisk Technologies Inc. | Bottom plate regulation of charge pumps |
JP5508285B2 (en) | 2008-01-04 | 2014-05-28 | エッジ システムズ コーポレーション | Apparatus and method for treating skin |
US7710195B2 (en) * | 2008-02-15 | 2010-05-04 | International Business Machines Corporation | Two stage voltage boost circuit with precharge circuit preventing leakage, IC and design structure |
US7733161B2 (en) * | 2008-02-15 | 2010-06-08 | International Business Machines Corporation | Voltage boost system, IC and design structure |
US7737766B2 (en) * | 2008-02-15 | 2010-06-15 | International Business Machines Corporation | Two stage voltage boost circuit, IC and design structure |
US7969235B2 (en) * | 2008-06-09 | 2011-06-28 | Sandisk Corporation | Self-adaptive multi-stage charge pump |
US8710907B2 (en) * | 2008-06-24 | 2014-04-29 | Sandisk Technologies Inc. | Clock generator circuit for a charge pump |
USD618820S1 (en) | 2008-07-11 | 2010-06-29 | Handylab, Inc. | Reagent holder |
USD787087S1 (en) | 2008-07-14 | 2017-05-16 | Handylab, Inc. | Housing |
US9000745B2 (en) * | 2009-04-10 | 2015-04-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Switching regulator and method for operating the same |
US8618784B2 (en) * | 2009-04-10 | 2013-12-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Regulator control circuits, switching regulators, systems, and methods for operating switching regulators |
US20100308899A1 (en) * | 2009-06-04 | 2010-12-09 | Pericom Semiconductor Corp. | Dual-Output Triple-Vdd Charge Pump |
US7973592B2 (en) * | 2009-07-21 | 2011-07-05 | Sandisk Corporation | Charge pump with current based regulation |
US8339183B2 (en) * | 2009-07-24 | 2012-12-25 | Sandisk Technologies Inc. | Charge pump with reduced energy consumption through charge sharing and clock boosting suitable for high voltage word line in flash memories |
US20110148509A1 (en) * | 2009-12-17 | 2011-06-23 | Feng Pan | Techniques to Reduce Charge Pump Overshoot |
JP5197704B2 (en) * | 2010-09-22 | 2013-05-15 | 株式会社東芝 | Semiconductor device |
US8339185B2 (en) | 2010-12-20 | 2012-12-25 | Sandisk 3D Llc | Charge pump system that dynamically selects number of active stages |
US8294509B2 (en) | 2010-12-20 | 2012-10-23 | Sandisk Technologies Inc. | Charge pump systems with reduction in inefficiencies due to charge sharing between capacitances |
BR112013026451B1 (en) | 2011-04-15 | 2021-02-09 | Becton, Dickinson And Company | system and method to perform molecular diagnostic tests on several samples in parallel and simultaneously amplification in real time in plurality of amplification reaction chambers |
US8699247B2 (en) | 2011-09-09 | 2014-04-15 | Sandisk Technologies Inc. | Charge pump system dynamically reconfigurable for read and program |
US8514628B2 (en) | 2011-09-22 | 2013-08-20 | Sandisk Technologies Inc. | Dynamic switching approach to reduce area and power consumption of high voltage charge pumps |
US8400212B1 (en) | 2011-09-22 | 2013-03-19 | Sandisk Technologies Inc. | High voltage charge pump regulation system with fine step adjustment |
JP6117217B2 (en) | 2011-09-30 | 2017-04-19 | ベクトン・ディキンソン・アンド・カンパニーBecton, Dickinson And Company | Unitized reagent strip |
USD692162S1 (en) | 2011-09-30 | 2013-10-22 | Becton, Dickinson And Company | Single piece reagent holder |
EP2773892B1 (en) | 2011-11-04 | 2020-10-07 | Handylab, Inc. | Polynucleotide sample preparation device |
BR112014018995B1 (en) | 2012-02-03 | 2021-01-19 | Becton, Dickson And Company | systems to perform automated testing |
WO2013169235A1 (en) * | 2012-05-08 | 2013-11-14 | Intel Corporation | Adaptive voltage input to a charge pump |
US8912065B2 (en) | 2012-06-15 | 2014-12-16 | Nanya Technology Corporation | Method of fabricating semiconductor device |
US8710909B2 (en) | 2012-09-14 | 2014-04-29 | Sandisk Technologies Inc. | Circuits for prevention of reverse leakage in Vth-cancellation charge pumps |
US8836412B2 (en) | 2013-02-11 | 2014-09-16 | Sandisk 3D Llc | Charge pump with a power-controlled clock buffer to reduce power consumption and output voltage ripple |
EP3903704B1 (en) | 2013-03-15 | 2022-11-02 | HydraFacial LLC | Devices and systems for treating the skin |
US8981835B2 (en) | 2013-06-18 | 2015-03-17 | Sandisk Technologies Inc. | Efficient voltage doubler |
US9024680B2 (en) | 2013-06-24 | 2015-05-05 | Sandisk Technologies Inc. | Efficiency for charge pumps with low supply voltages |
US9077238B2 (en) | 2013-06-25 | 2015-07-07 | SanDisk Technologies, Inc. | Capacitive regulation of charge pumps without refresh operation interruption |
US9007046B2 (en) | 2013-06-27 | 2015-04-14 | Sandisk Technologies Inc. | Efficient high voltage bias regulation circuit |
US9083231B2 (en) | 2013-09-30 | 2015-07-14 | Sandisk Technologies Inc. | Amplitude modulation for pass gate to improve charge pump efficiency |
TWI559685B (en) * | 2013-11-21 | 2016-11-21 | 旺宏電子股份有限公司 | Boost circuit and method for controlling boost signal output |
US9154027B2 (en) | 2013-12-09 | 2015-10-06 | Sandisk Technologies Inc. | Dynamic load matching charge pump for reduced current consumption |
US9531262B2 (en) * | 2014-01-03 | 2016-12-27 | Analog Devices Global | Charge pump |
CA2971728A1 (en) | 2014-12-23 | 2016-06-30 | Edge Systems Llc | Devices for treating the skin using a rollerball |
US10179229B2 (en) | 2014-12-23 | 2019-01-15 | Edge Systems Llc | Devices and methods for treating the skin using a porous member |
US9917507B2 (en) | 2015-05-28 | 2018-03-13 | Sandisk Technologies Llc | Dynamic clock period modulation scheme for variable charge pump load currents |
US9647536B2 (en) | 2015-07-28 | 2017-05-09 | Sandisk Technologies Llc | High voltage generation using low voltage devices |
US9520776B1 (en) | 2015-09-18 | 2016-12-13 | Sandisk Technologies Llc | Selective body bias for charge pump transfer switches |
JP6817053B2 (en) * | 2016-12-13 | 2021-01-20 | ラピスセミコンダクタ株式会社 | Charge pump circuit and booster circuit |
US10158292B2 (en) * | 2017-01-23 | 2018-12-18 | Nxp B.V. | Power configuration |
USD1016615S1 (en) | 2021-09-10 | 2024-03-05 | Hydrafacial Llc | Container for a skin treatment device |
Citations (92)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3387286A (en) * | 1967-07-14 | 1968-06-04 | Ibm | Field-effect transistor memory |
US3790812A (en) * | 1971-07-26 | 1974-02-05 | Integrated Photomatrix Ltd | Device for generating a high voltage supply |
US3801831A (en) * | 1972-10-13 | 1974-04-02 | Motorola Inc | Voltage level shifting circuit |
US3942047A (en) * | 1974-06-03 | 1976-03-02 | Motorola, Inc. | MOS DC Voltage booster circuit |
US4001606A (en) * | 1974-06-05 | 1977-01-04 | Andrew Gordon Francis Dingwall | Electrical circuit |
US4037114A (en) * | 1975-10-23 | 1977-07-19 | Rca Corporation | Tri-state logic circuit |
US4039862A (en) * | 1976-01-19 | 1977-08-02 | Rca Corporation | Level shift circuit |
US4080539A (en) * | 1976-11-10 | 1978-03-21 | Rca Corporation | Level shift circuit |
US4106086A (en) * | 1976-12-29 | 1978-08-08 | Rca Corporation | Voltage multiplier circuit |
US4189782A (en) * | 1978-08-07 | 1980-02-19 | Rca Corporation | Memory organization |
US4199806A (en) * | 1978-01-18 | 1980-04-22 | Harris Corporation | CMOS Voltage multiplier |
US4208595A (en) * | 1978-10-24 | 1980-06-17 | International Business Machines Corporation | Substrate generator |
US4271461A (en) * | 1978-05-16 | 1981-06-02 | Siemens Aktiengesellschaft | Clock-controlled DC converter |
US4279010A (en) * | 1975-08-14 | 1981-07-14 | Mitsuo Morihisa | DC-DC Converter for solid state watches |
US4338569A (en) * | 1980-03-11 | 1982-07-06 | Control Data Corporation | Delay lock loop |
US4433253A (en) * | 1981-12-10 | 1984-02-21 | Standard Microsystems Corporation | Three-phase regulated high-voltage charge pump |
US4442481A (en) * | 1982-04-07 | 1984-04-10 | Honeywell Inc. | Low power decoder circuit |
US4506164A (en) * | 1981-11-26 | 1985-03-19 | Fujitsu Limited | CMIS Level shift circuit |
US4511811A (en) * | 1982-02-08 | 1985-04-16 | Seeq Technology, Inc. | Charge pump for providing programming voltage to the word lines in a semiconductor memory array |
US4527258A (en) * | 1982-09-30 | 1985-07-02 | Mostek Corporation | E2 PROM having bulk storage |
US4581546A (en) * | 1983-11-02 | 1986-04-08 | Inmos Corporation | CMOS substrate bias generator having only P channel transistors in the charge pump |
US4583157A (en) * | 1985-02-08 | 1986-04-15 | At&T Bell Laboratories | Integrated circuit having a variably boosted node |
US4636930A (en) * | 1985-10-01 | 1987-01-13 | Maxim Integrated Products, Inc. | Integrated dual charge pump power supply and RS-232 transmitter/receiver |
US4637018A (en) * | 1984-08-29 | 1987-01-13 | Burroughs Corporation | Automatic signal delay adjustment method |
US4638182A (en) * | 1984-07-11 | 1987-01-20 | Texas Instruments Incorporated | High-level CMOS driver circuit |
US4639622A (en) * | 1984-11-19 | 1987-01-27 | International Business Machines Corporation | Boosting word-line clock circuit for semiconductor memory |
US4642798A (en) * | 1985-10-01 | 1987-02-10 | Intel Corporation | CMOS E2 PROM decoding circuit |
US4656373A (en) * | 1984-11-26 | 1987-04-07 | Rca Corporation | High-speed voltage level shift circuit |
US4670861A (en) * | 1985-06-21 | 1987-06-02 | Advanced Micro Devices, Inc. | CMOS N-well bias generator and gating system |
US4673829A (en) * | 1982-02-08 | 1987-06-16 | Seeq Technology, Inc. | Charge pump for providing programming voltage to the word lines in a semiconductor memory array |
US4679134A (en) * | 1985-10-01 | 1987-07-07 | Maxim Integrated Products, Inc. | Integrated dual charge pump power supply and RS-232 transmitter/receiver |
US4678941A (en) * | 1985-04-25 | 1987-07-07 | International Business Machines Corporation | Boost word-line clock and decoder-driver circuits in semiconductor memories |
US4730132A (en) * | 1985-07-22 | 1988-03-08 | Hitachi, Ltd. | Semiconductor device having bipolar transistor and insulated gate field effect transistor with two potential power source |
US4733108A (en) * | 1982-06-28 | 1988-03-22 | Xerox Corporation | On-chip bias generator |
US4740918A (en) * | 1984-08-10 | 1988-04-26 | Fujitsu Limited | Emitter coupled semiconductor memory device having a low potential source having two states |
US4751679A (en) * | 1986-12-22 | 1988-06-14 | Motorola, Inc. | Gate stress test of a MOS memory |
US4795985A (en) * | 1986-04-01 | 1989-01-03 | Hewlett-Packard Company | Digital phase lock loop |
US4798977A (en) * | 1987-02-26 | 1989-01-17 | Kabushiki Kaisha Toshiba | Word line driver for use in a semiconductor memory |
US4807104A (en) * | 1988-04-15 | 1989-02-21 | Motorola, Inc. | Voltage multiplying and inverting charge pump |
US4807190A (en) * | 1986-03-12 | 1989-02-21 | Hitachi Ltd. | Semiconductor integrated circuit device |
US4811304A (en) * | 1985-06-20 | 1989-03-07 | Mitsubishi Denki Kabushiki Kaisha | MDS decoder circuit with high voltage suppression of a decoupling transistor |
US4814647A (en) * | 1987-04-06 | 1989-03-21 | Texas Instruments Incorporated | Fast rise time booting circuit |
US4820941A (en) * | 1988-02-01 | 1989-04-11 | Texas Instruments Incorporated | Decoder driver circuit for programming high-capacitance lines |
US4823318A (en) * | 1988-09-02 | 1989-04-18 | Texas Instruments Incorporated | Driving circuitry for EEPROM memory cell |
US4843256A (en) * | 1986-12-23 | 1989-06-27 | Jenoptik Jena Gmbh | Controlled CMOS substrate voltage generator |
US4845437A (en) * | 1985-07-09 | 1989-07-04 | Minolta Camera Kabushiki Kaisha | Synchronous clock frequency conversion circuit |
US4906056A (en) * | 1987-04-14 | 1990-03-06 | Mitsubishi Denki Kabushiki Kaisha | High speed booster circuit |
US4920280A (en) * | 1987-04-30 | 1990-04-24 | Samsung Electronics Co., Ltd. | Back bias generator |
US4926070A (en) * | 1988-02-22 | 1990-05-15 | Kabushiki Kaisha Toshiba | Voltage level converting circuit |
US4982317A (en) * | 1988-10-13 | 1991-01-01 | Siemens Aktiengesellschaft | Integrated voltage multiplier circuit for low supply voltage |
US4984202A (en) * | 1989-03-20 | 1991-01-08 | Hitachi, Ltd. | Low voltage-operated semiconductor integrated circuit |
US5010259A (en) * | 1988-12-28 | 1991-04-23 | Mitsubishi Denki Kabushiki Kaisha | Voltage boosting circuit and operating method thereof |
US5018107A (en) * | 1988-10-25 | 1991-05-21 | Fujitsu Limited | Semiconductor memory device |
US5023465A (en) * | 1990-03-26 | 1991-06-11 | Micron Technology, Inc. | High efficiency charge pump circuit |
US5031149A (en) * | 1988-11-21 | 1991-07-09 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device having, at the prestage of an address decoder, a level shifter for generating a program voltage |
US5036229A (en) * | 1989-07-18 | 1991-07-30 | Gazelle Microcircuits, Inc. | Low ripple bias voltage generator |
US5086238A (en) * | 1985-07-22 | 1992-02-04 | Hitachi, Ltd. | Semiconductor supply incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions |
US5101117A (en) * | 1988-02-17 | 1992-03-31 | Mips Computer Systems | Variable delay line phase-locked loop circuit synchronization system |
US5101381A (en) * | 1987-08-31 | 1992-03-31 | Oki Electric Industry Co., Ltd. | Control circuit for EEPROM |
US5103113A (en) * | 1990-06-13 | 1992-04-07 | Texas Instruments Incorporated | Driving circuit for providing a voltage boasted over the power supply voltage source as a driving signal |
US5109394A (en) * | 1990-12-24 | 1992-04-28 | Ncr Corporation | All digital phase locked loop |
US5111063A (en) * | 1989-02-03 | 1992-05-05 | Nec Corporation | Integrated clock driver circuit |
US5134616A (en) * | 1990-02-13 | 1992-07-28 | International Business Machines Corporation | Dynamic ram with on-chip ecc and optimized bit and word redundancy |
US5196996A (en) * | 1990-08-17 | 1993-03-23 | Hyundai Electronics Industries Co., Ltd. | High voltage generating circuit for semiconductor devices having a charge pump for eliminating diode threshold voltage losses |
US5197033A (en) * | 1986-07-18 | 1993-03-23 | Hitachi, Ltd. | Semiconductor device incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions |
US5208776A (en) * | 1990-07-31 | 1993-05-04 | Texas Instruments, Incorporated | Pulse generation circuit |
US5214602A (en) * | 1990-04-06 | 1993-05-25 | Mosaid Inc. | Dynamic memory word line driver scheme |
US5276646A (en) * | 1990-09-25 | 1994-01-04 | Samsung Electronics Co., Ltd. | High voltage generating circuit for a semiconductor memory circuit |
US5295164A (en) * | 1991-12-23 | 1994-03-15 | Apple Computer, Inc. | Apparatus for providing a system clock locked to an external clock over a wide range of frequencies |
US5297097A (en) * | 1988-06-17 | 1994-03-22 | Hitachi Ltd. | Large scale integrated circuit for low voltage operation |
US5307315A (en) * | 1990-06-01 | 1994-04-26 | Kabushiki Kaisha Toshiba | Integrated semiconductor memory with internal voltage booster of lesser dependency on power supply voltage |
US5311476A (en) * | 1989-03-20 | 1994-05-10 | Hitachi, Ltd. | Semiconductor memory, components and layout arrangements thereof, and method of testing the memory |
US5311483A (en) * | 1990-11-20 | 1994-05-10 | Oki Electric Industry Co., Ltd. | Synchronous type semiconductor memory |
US5317202A (en) * | 1992-05-28 | 1994-05-31 | Intel Corporation | Delay line loop for 1X on-chip clock generation with zero skew and 50% duty cycle |
US5319755A (en) * | 1990-04-18 | 1994-06-07 | Rambus, Inc. | Integrated circuit I/O using high performance bus interface |
US5323354A (en) * | 1991-02-15 | 1994-06-21 | Hitachi, Ltd. | Semiconductor memory device including arrangements to facilitate battery backup |
US5384735A (en) * | 1992-10-02 | 1995-01-24 | Samsung Electronics Co., Ltd. | Data output buffer of a semiconductor memory device |
US5406523A (en) * | 1990-04-06 | 1995-04-11 | Mosaid Technologies Incorporated | High voltage boosted word line supply charge pump and regulator for DRAM |
US5412615A (en) * | 1992-12-28 | 1995-05-02 | Fujitsu Limited | Semiconductor integrated circuit device |
US5414381A (en) * | 1990-01-16 | 1995-05-09 | Cray Research, Inc. | Method of adjusting for clock skew |
US5432823A (en) * | 1992-03-06 | 1995-07-11 | Rambus, Inc. | Method and circuitry for minimizing clock-data skew in a bus system |
US5602771A (en) * | 1988-11-01 | 1997-02-11 | Hitachi, Ltd. | Semiconductor memory device and defect remedying method thereof |
US5751643A (en) * | 1990-04-06 | 1998-05-12 | Mosaid Technologies Incorporated | Dynamic memory word line driver |
US5912564A (en) * | 1996-03-26 | 1999-06-15 | Oki Electric Industry Co., Ltd. | Voltage-boosting circuit with mode signal |
US6055201A (en) * | 1990-04-06 | 2000-04-25 | Mosaid Technologies Incorporated | High voltage boosted word line supply charge pump and regulator for DRAM |
US6067272A (en) * | 1994-10-06 | 2000-05-23 | Mosaid Technologies Incorporated | Delayed locked loop implementation in a synchronous dynamic random access memory |
US6256248B1 (en) * | 1998-10-27 | 2001-07-03 | Monolithic System Technology, Inc. | Method and apparatus for increasing the time available for internal refresh for 1-T SRAM compatible devices |
US6392958B1 (en) * | 2000-12-04 | 2002-05-21 | Silicon7 Inc. | Asynchronous SRAM compatible memory device using DRAM cell and method for driving the same |
US6421295B1 (en) * | 2001-02-14 | 2002-07-16 | Elite Semiconductor Memory Technology Inc. | DRAM circuit and its sub-word line driver |
US6847573B2 (en) * | 2002-07-24 | 2005-01-25 | Silicon7, Inc. | Synchronous SRAM-compatible memory device including DRAM array with internal refresh |
US6898130B2 (en) * | 1988-11-01 | 2005-05-24 | Hitachi, Ltd. | Semiconductor memory device and defect remedying method thereof |
US7038937B2 (en) * | 1990-04-06 | 2006-05-02 | Mosaid Technologies, Inc. | Dynamic memory word line driver scheme |
Family Cites Families (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US62066A (en) * | 1867-02-12 | Hieam pulse | ||
US185160A (en) * | 1876-12-12 | Improvement in solutions for galvanic batteries | ||
US2184902A (en) * | 1939-05-02 | 1939-12-26 | Antony Henry | Hand protector for knives |
US3727196A (en) * | 1971-11-29 | 1973-04-10 | Mostek Corp | Dynamic random access memory |
GB1504867A (en) | 1974-06-05 | 1978-03-22 | Rca Corp | Voltage amplitude multiplying circuits |
GB1502270A (en) | 1974-10-30 | 1978-03-01 | Hitachi Ltd | Word line driver circuit in memory circuit |
US4047091A (en) * | 1976-07-21 | 1977-09-06 | National Semiconductor Corporation | Capacitive voltage multiplier |
US4344005A (en) | 1978-07-18 | 1982-08-10 | Rca Corporation | Power gated decoding |
US4533843A (en) * | 1978-09-07 | 1985-08-06 | Texas Instruments Incorporated | High performance dynamic sense amplifier with voltage boost for row address lines |
US4543500A (en) | 1978-09-22 | 1985-09-24 | Texas Instruments Incorporated | High performance dynamic sense amplifier voltage boost for row address lines |
US4216390A (en) * | 1978-10-04 | 1980-08-05 | Rca Corporation | Level shift circuit |
JPS5662066A (en) * | 1979-10-25 | 1981-05-27 | Nec Corp | Boosting circuit |
US4307333A (en) | 1980-07-29 | 1981-12-22 | Sperry Corporation | Two way regulating circuit |
US4344003A (en) * | 1980-08-04 | 1982-08-10 | Rca Corporation | Low power voltage multiplier circuit |
US4403158A (en) | 1981-05-15 | 1983-09-06 | Inmos Corporation | Two-way regulated substrate bias generator |
JPS57199335A (en) * | 1981-06-02 | 1982-12-07 | Toshiba Corp | Generating circuit for substrate bias |
US4486670A (en) | 1982-01-19 | 1984-12-04 | Intersil, Inc. | Monolithic CMOS low power digital level shifter |
JPS59165449A (en) * | 1983-03-10 | 1984-09-18 | Toshiba Corp | Semiconductor memory device |
JPS59213090A (en) | 1983-05-18 | 1984-12-01 | Toshiba Corp | Driving circuit |
JPS60694A (en) | 1983-06-15 | 1985-01-05 | Hitachi Ltd | Semiconductor memory |
DE3335423A1 (en) * | 1983-09-29 | 1985-04-04 | Siemens AG, 1000 Berlin und 8000 München | VOLTAGE MULTIPLE CIRCUIT |
JPH077599B2 (en) * | 1984-05-25 | 1995-01-30 | 株式会社日立製作所 | Semiconductor integrated circuit device |
US4692638A (en) | 1984-07-02 | 1987-09-08 | Texas Instruments Incorporated | CMOS/NMOS decoder and high-level driver circuit |
JPH0738583B2 (en) | 1985-01-26 | 1995-04-26 | 株式会社東芝 | Semiconductor integrated circuit |
JPS61239493A (en) | 1985-04-05 | 1986-10-24 | Fujitsu Ltd | Semiconductor memory device |
US4628214A (en) | 1985-05-22 | 1986-12-09 | Sgs Semiconductor Corporation | Back bias generator |
US4873673A (en) | 1986-12-03 | 1989-10-10 | Hitachi, Ltd. | Driver circuit having a current mirror circuit |
JPS62189816A (en) | 1986-02-17 | 1987-08-19 | Hitachi Ltd | Drive circuit |
JP2753218B2 (en) | 1986-01-31 | 1998-05-18 | 株式会社日立製作所 | Semiconductor storage device |
JPH07111825B2 (en) | 1985-07-22 | 1995-11-29 | 株式会社日立製作所 | Semiconductor memory device |
US5051959A (en) * | 1985-08-14 | 1991-09-24 | Fujitsu Limited | Complementary semiconductor memory device including cell access transistor and word line driving transistor having channels of different conductivity type |
US4621315A (en) | 1985-09-03 | 1986-11-04 | Motorola, Inc. | Recirculating MOS charge pump |
US4689504A (en) | 1985-12-20 | 1987-08-25 | Motorola, Inc. | High voltage decoder |
DE3884975T2 (en) | 1987-01-28 | 1994-02-10 | Nec Corp | Semiconductor memory device with improved column selection scheme. |
JP2560020B2 (en) | 1987-02-18 | 1996-12-04 | 株式会社日立製作所 | Semiconductor memory device |
JPS63292488A (en) | 1987-05-25 | 1988-11-29 | Mitsubishi Electric Corp | Decoder circuit for semiconductor memory |
JPS6462066A (en) | 1987-09-01 | 1989-03-08 | Matsushita Graphic Communic | Picture communication equipment |
JPH07107798B2 (en) | 1987-11-18 | 1995-11-15 | 三菱電機株式会社 | Sense amplifier driving device and sense amplifier driving method in dynamic random access memory |
US5262999A (en) | 1988-06-17 | 1993-11-16 | Hitachi, Ltd. | Large scale integrated circuit for low voltage operation |
US4888738A (en) | 1988-06-29 | 1989-12-19 | Seeq Technology | Current-regulated, voltage-regulated erase circuit for EEPROM memory |
JPH0817033B2 (en) * | 1988-12-08 | 1996-02-21 | 三菱電機株式会社 | Substrate bias potential generation circuit |
JPH02246151A (en) | 1989-03-20 | 1990-10-01 | Hitachi Ltd | Resistance means, logic circuit, input circuit, fuse-blowing circuit, drive circuit, power-supply circuit and electrostatic protective circuit; semiconductor storage device containing them, and its layout system and test system |
JP2868789B2 (en) | 1989-06-20 | 1999-03-10 | 株式会社東芝 | Semiconductor drive circuit |
JP2911918B2 (en) | 1989-08-30 | 1999-06-28 | 富士通株式会社 | Semiconductor storage device |
JPH0793026B2 (en) | 1989-09-20 | 1995-10-09 | 富士通株式会社 | Decoder circuit |
US5264743A (en) | 1989-12-08 | 1993-11-23 | Hitachi, Ltd. | Semiconductor memory operating with low supply voltage |
KR950004745B1 (en) * | 1990-01-23 | 1995-05-06 | 니뽄 덴끼 가부시끼가이샤 | Semicondoctor digital circuit |
US5159215A (en) | 1990-02-26 | 1992-10-27 | Nec Corporation | Decoder circuit |
US5038325A (en) | 1990-03-26 | 1991-08-06 | Micron Technology Inc. | High efficiency charge pump circuit |
US5059815A (en) * | 1990-04-05 | 1991-10-22 | Advanced Micro Devices, Inc. | High voltage charge pumps with series capacitors |
GB9007796D0 (en) * | 1990-04-06 | 1990-06-06 | Foss Richard C | Dynamic memory row/column redundancy scheme |
KR0113252Y1 (en) | 1991-12-24 | 1998-04-14 | 문정환 | Word line voltage supply circuit |
JPH05234373A (en) | 1992-02-20 | 1993-09-10 | Oki Micro Design Miyazaki:Kk | Semiconductor memory device |
US5262934A (en) * | 1992-06-23 | 1993-11-16 | Analogic Corporation | Bipolar voltage doubler circuit |
US5337284A (en) * | 1993-01-11 | 1994-08-09 | United Memories, Inc. | High voltage generator having a self-timed clock circuit and charge pump, and a method therefor |
DE4420095C1 (en) | 1994-06-09 | 1995-10-19 | Daimler Benz Ag | Ion conductor for electrochemical storage and method for its production |
US6483377B2 (en) * | 2001-01-10 | 2002-11-19 | Texas Instruments Incorporated | Low slew rate charge pump |
US6535424B2 (en) * | 2001-07-25 | 2003-03-18 | Advanced Micro Devices, Inc. | Voltage boost circuit using supply voltage detection to compensate for supply voltage variations in read mode voltage |
-
1990
- 1990-04-06 GB GB909007791A patent/GB9007791D0/en active Pending
-
1991
- 1991-04-05 GB GB9107110A patent/GB2244392A/en not_active Withdrawn
-
1996
- 1996-07-19 US US08/684,252 patent/US5699313A/en not_active Expired - Lifetime
-
1997
- 1997-09-02 US US08/921,579 patent/US5828620A/en not_active Expired - Lifetime
-
1998
- 1998-10-26 US US09/178,977 patent/US6055201A/en not_active Expired - Fee Related
-
2000
- 2000-01-14 US US09/483,626 patent/US6236581B1/en not_active Expired - Fee Related
-
2001
- 2001-03-28 US US09/819,488 patent/US6614705B2/en not_active Expired - Fee Related
-
2002
- 2002-01-24 US US10/056,837 patent/US6580654B2/en not_active Expired - Fee Related
-
2003
- 2003-06-17 US US10/463,218 patent/US6980448B2/en not_active Expired - Fee Related
-
2005
- 2005-04-25 US US11/113,816 patent/US20060028899A1/en not_active Abandoned
-
2007
- 2007-02-02 US US11/701,924 patent/US20070200611A1/en not_active Abandoned
Patent Citations (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3387286A (en) * | 1967-07-14 | 1968-06-04 | Ibm | Field-effect transistor memory |
US3790812A (en) * | 1971-07-26 | 1974-02-05 | Integrated Photomatrix Ltd | Device for generating a high voltage supply |
US3801831A (en) * | 1972-10-13 | 1974-04-02 | Motorola Inc | Voltage level shifting circuit |
US3942047A (en) * | 1974-06-03 | 1976-03-02 | Motorola, Inc. | MOS DC Voltage booster circuit |
US4001606A (en) * | 1974-06-05 | 1977-01-04 | Andrew Gordon Francis Dingwall | Electrical circuit |
US4279010A (en) * | 1975-08-14 | 1981-07-14 | Mitsuo Morihisa | DC-DC Converter for solid state watches |
US4037114A (en) * | 1975-10-23 | 1977-07-19 | Rca Corporation | Tri-state logic circuit |
US4039862A (en) * | 1976-01-19 | 1977-08-02 | Rca Corporation | Level shift circuit |
US4080539A (en) * | 1976-11-10 | 1978-03-21 | Rca Corporation | Level shift circuit |
US4106086A (en) * | 1976-12-29 | 1978-08-08 | Rca Corporation | Voltage multiplier circuit |
US4199806A (en) * | 1978-01-18 | 1980-04-22 | Harris Corporation | CMOS Voltage multiplier |
US4271461A (en) * | 1978-05-16 | 1981-06-02 | Siemens Aktiengesellschaft | Clock-controlled DC converter |
US4189782A (en) * | 1978-08-07 | 1980-02-19 | Rca Corporation | Memory organization |
US4208595A (en) * | 1978-10-24 | 1980-06-17 | International Business Machines Corporation | Substrate generator |
US4338569A (en) * | 1980-03-11 | 1982-07-06 | Control Data Corporation | Delay lock loop |
US4506164A (en) * | 1981-11-26 | 1985-03-19 | Fujitsu Limited | CMIS Level shift circuit |
US4433253A (en) * | 1981-12-10 | 1984-02-21 | Standard Microsystems Corporation | Three-phase regulated high-voltage charge pump |
US4673829A (en) * | 1982-02-08 | 1987-06-16 | Seeq Technology, Inc. | Charge pump for providing programming voltage to the word lines in a semiconductor memory array |
US4511811A (en) * | 1982-02-08 | 1985-04-16 | Seeq Technology, Inc. | Charge pump for providing programming voltage to the word lines in a semiconductor memory array |
US4442481A (en) * | 1982-04-07 | 1984-04-10 | Honeywell Inc. | Low power decoder circuit |
US4733108A (en) * | 1982-06-28 | 1988-03-22 | Xerox Corporation | On-chip bias generator |
US4527258A (en) * | 1982-09-30 | 1985-07-02 | Mostek Corporation | E2 PROM having bulk storage |
US4581546A (en) * | 1983-11-02 | 1986-04-08 | Inmos Corporation | CMOS substrate bias generator having only P channel transistors in the charge pump |
US4638182A (en) * | 1984-07-11 | 1987-01-20 | Texas Instruments Incorporated | High-level CMOS driver circuit |
US4740918A (en) * | 1984-08-10 | 1988-04-26 | Fujitsu Limited | Emitter coupled semiconductor memory device having a low potential source having two states |
US4637018A (en) * | 1984-08-29 | 1987-01-13 | Burroughs Corporation | Automatic signal delay adjustment method |
US4639622A (en) * | 1984-11-19 | 1987-01-27 | International Business Machines Corporation | Boosting word-line clock circuit for semiconductor memory |
US4656373A (en) * | 1984-11-26 | 1987-04-07 | Rca Corporation | High-speed voltage level shift circuit |
US4583157A (en) * | 1985-02-08 | 1986-04-15 | At&T Bell Laboratories | Integrated circuit having a variably boosted node |
US4678941A (en) * | 1985-04-25 | 1987-07-07 | International Business Machines Corporation | Boost word-line clock and decoder-driver circuits in semiconductor memories |
US4811304A (en) * | 1985-06-20 | 1989-03-07 | Mitsubishi Denki Kabushiki Kaisha | MDS decoder circuit with high voltage suppression of a decoupling transistor |
US4670861A (en) * | 1985-06-21 | 1987-06-02 | Advanced Micro Devices, Inc. | CMOS N-well bias generator and gating system |
US4845437A (en) * | 1985-07-09 | 1989-07-04 | Minolta Camera Kabushiki Kaisha | Synchronous clock frequency conversion circuit |
US4730132A (en) * | 1985-07-22 | 1988-03-08 | Hitachi, Ltd. | Semiconductor device having bipolar transistor and insulated gate field effect transistor with two potential power source |
US4837462A (en) * | 1985-07-22 | 1989-06-06 | Hitachi, Ltd. | Semiconductor decoder circuit having switching means for preventing counterflow |
US5086238A (en) * | 1985-07-22 | 1992-02-04 | Hitachi, Ltd. | Semiconductor supply incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions |
US4642798A (en) * | 1985-10-01 | 1987-02-10 | Intel Corporation | CMOS E2 PROM decoding circuit |
US4679134A (en) * | 1985-10-01 | 1987-07-07 | Maxim Integrated Products, Inc. | Integrated dual charge pump power supply and RS-232 transmitter/receiver |
US4636930A (en) * | 1985-10-01 | 1987-01-13 | Maxim Integrated Products, Inc. | Integrated dual charge pump power supply and RS-232 transmitter/receiver |
US4807190A (en) * | 1986-03-12 | 1989-02-21 | Hitachi Ltd. | Semiconductor integrated circuit device |
US4795985A (en) * | 1986-04-01 | 1989-01-03 | Hewlett-Packard Company | Digital phase lock loop |
US5197033A (en) * | 1986-07-18 | 1993-03-23 | Hitachi, Ltd. | Semiconductor device incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions |
US4751679A (en) * | 1986-12-22 | 1988-06-14 | Motorola, Inc. | Gate stress test of a MOS memory |
US4843256A (en) * | 1986-12-23 | 1989-06-27 | Jenoptik Jena Gmbh | Controlled CMOS substrate voltage generator |
US4798977A (en) * | 1987-02-26 | 1989-01-17 | Kabushiki Kaisha Toshiba | Word line driver for use in a semiconductor memory |
US4814647A (en) * | 1987-04-06 | 1989-03-21 | Texas Instruments Incorporated | Fast rise time booting circuit |
US4906056A (en) * | 1987-04-14 | 1990-03-06 | Mitsubishi Denki Kabushiki Kaisha | High speed booster circuit |
US4920280A (en) * | 1987-04-30 | 1990-04-24 | Samsung Electronics Co., Ltd. | Back bias generator |
US5101381A (en) * | 1987-08-31 | 1992-03-31 | Oki Electric Industry Co., Ltd. | Control circuit for EEPROM |
US4820941A (en) * | 1988-02-01 | 1989-04-11 | Texas Instruments Incorporated | Decoder driver circuit for programming high-capacitance lines |
US5101117A (en) * | 1988-02-17 | 1992-03-31 | Mips Computer Systems | Variable delay line phase-locked loop circuit synchronization system |
US4926070A (en) * | 1988-02-22 | 1990-05-15 | Kabushiki Kaisha Toshiba | Voltage level converting circuit |
US4807104A (en) * | 1988-04-15 | 1989-02-21 | Motorola, Inc. | Voltage multiplying and inverting charge pump |
US5297097A (en) * | 1988-06-17 | 1994-03-22 | Hitachi Ltd. | Large scale integrated circuit for low voltage operation |
USRE37593E1 (en) * | 1988-06-17 | 2002-03-19 | Hitachi, Ltd. | Large scale integrated circuit with sense amplifier circuits for low voltage operation |
US4823318A (en) * | 1988-09-02 | 1989-04-18 | Texas Instruments Incorporated | Driving circuitry for EEPROM memory cell |
US4982317A (en) * | 1988-10-13 | 1991-01-01 | Siemens Aktiengesellschaft | Integrated voltage multiplier circuit for low supply voltage |
US5018107A (en) * | 1988-10-25 | 1991-05-21 | Fujitsu Limited | Semiconductor memory device |
US5602771A (en) * | 1988-11-01 | 1997-02-11 | Hitachi, Ltd. | Semiconductor memory device and defect remedying method thereof |
US6898130B2 (en) * | 1988-11-01 | 2005-05-24 | Hitachi, Ltd. | Semiconductor memory device and defect remedying method thereof |
US5031149A (en) * | 1988-11-21 | 1991-07-09 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device having, at the prestage of an address decoder, a level shifter for generating a program voltage |
US5010259A (en) * | 1988-12-28 | 1991-04-23 | Mitsubishi Denki Kabushiki Kaisha | Voltage boosting circuit and operating method thereof |
US5111063A (en) * | 1989-02-03 | 1992-05-05 | Nec Corporation | Integrated clock driver circuit |
US4984202A (en) * | 1989-03-20 | 1991-01-08 | Hitachi, Ltd. | Low voltage-operated semiconductor integrated circuit |
US5311476A (en) * | 1989-03-20 | 1994-05-10 | Hitachi, Ltd. | Semiconductor memory, components and layout arrangements thereof, and method of testing the memory |
US5036229A (en) * | 1989-07-18 | 1991-07-30 | Gazelle Microcircuits, Inc. | Low ripple bias voltage generator |
US5414381A (en) * | 1990-01-16 | 1995-05-09 | Cray Research, Inc. | Method of adjusting for clock skew |
US5134616A (en) * | 1990-02-13 | 1992-07-28 | International Business Machines Corporation | Dynamic ram with on-chip ecc and optimized bit and word redundancy |
US5023465A (en) * | 1990-03-26 | 1991-06-11 | Micron Technology, Inc. | High efficiency charge pump circuit |
US7038937B2 (en) * | 1990-04-06 | 2006-05-02 | Mosaid Technologies, Inc. | Dynamic memory word line driver scheme |
US6061277A (en) * | 1990-04-06 | 2000-05-09 | Mosaid Technologies Incorporated | Dynamic memory word line driver scheme |
US6236581B1 (en) * | 1990-04-06 | 2001-05-22 | Mosaid Technologies Incorporated | High voltage boosted word line supply charge pump and regulator for DRAM |
US5214602A (en) * | 1990-04-06 | 1993-05-25 | Mosaid Inc. | Dynamic memory word line driver scheme |
US6055201A (en) * | 1990-04-06 | 2000-04-25 | Mosaid Technologies Incorporated | High voltage boosted word line supply charge pump and regulator for DRAM |
US5751643A (en) * | 1990-04-06 | 1998-05-12 | Mosaid Technologies Incorporated | Dynamic memory word line driver |
US5406523A (en) * | 1990-04-06 | 1995-04-11 | Mosaid Technologies Incorporated | High voltage boosted word line supply charge pump and regulator for DRAM |
US6580654B2 (en) * | 1990-04-06 | 2003-06-17 | Mosaid Technologies, Inc. | Boosted voltage supply |
US5319755A (en) * | 1990-04-18 | 1994-06-07 | Rambus, Inc. | Integrated circuit I/O using high performance bus interface |
US5307315A (en) * | 1990-06-01 | 1994-04-26 | Kabushiki Kaisha Toshiba | Integrated semiconductor memory with internal voltage booster of lesser dependency on power supply voltage |
US5103113A (en) * | 1990-06-13 | 1992-04-07 | Texas Instruments Incorporated | Driving circuit for providing a voltage boasted over the power supply voltage source as a driving signal |
US5208776A (en) * | 1990-07-31 | 1993-05-04 | Texas Instruments, Incorporated | Pulse generation circuit |
US5196996A (en) * | 1990-08-17 | 1993-03-23 | Hyundai Electronics Industries Co., Ltd. | High voltage generating circuit for semiconductor devices having a charge pump for eliminating diode threshold voltage losses |
US5276646A (en) * | 1990-09-25 | 1994-01-04 | Samsung Electronics Co., Ltd. | High voltage generating circuit for a semiconductor memory circuit |
US5311483A (en) * | 1990-11-20 | 1994-05-10 | Oki Electric Industry Co., Ltd. | Synchronous type semiconductor memory |
US5109394A (en) * | 1990-12-24 | 1992-04-28 | Ncr Corporation | All digital phase locked loop |
US5323354A (en) * | 1991-02-15 | 1994-06-21 | Hitachi, Ltd. | Semiconductor memory device including arrangements to facilitate battery backup |
US5295164A (en) * | 1991-12-23 | 1994-03-15 | Apple Computer, Inc. | Apparatus for providing a system clock locked to an external clock over a wide range of frequencies |
US5432823A (en) * | 1992-03-06 | 1995-07-11 | Rambus, Inc. | Method and circuitry for minimizing clock-data skew in a bus system |
US5317202A (en) * | 1992-05-28 | 1994-05-31 | Intel Corporation | Delay line loop for 1X on-chip clock generation with zero skew and 50% duty cycle |
US5384735A (en) * | 1992-10-02 | 1995-01-24 | Samsung Electronics Co., Ltd. | Data output buffer of a semiconductor memory device |
US5412615A (en) * | 1992-12-28 | 1995-05-02 | Fujitsu Limited | Semiconductor integrated circuit device |
US6067272A (en) * | 1994-10-06 | 2000-05-23 | Mosaid Technologies Incorporated | Delayed locked loop implementation in a synchronous dynamic random access memory |
US6992950B2 (en) * | 1994-10-06 | 2006-01-31 | Mosaid Technologies Incorporated | Delay locked loop implementation in a synchronous dynamic random access memory |
US5912564A (en) * | 1996-03-26 | 1999-06-15 | Oki Electric Industry Co., Ltd. | Voltage-boosting circuit with mode signal |
US6256248B1 (en) * | 1998-10-27 | 2001-07-03 | Monolithic System Technology, Inc. | Method and apparatus for increasing the time available for internal refresh for 1-T SRAM compatible devices |
US20020067648A1 (en) * | 2000-12-04 | 2002-06-06 | Lee Sun Hyoung | Asynchronous SRAM compatible memory device using DRAM cell and method for driving the same |
US6392958B1 (en) * | 2000-12-04 | 2002-05-21 | Silicon7 Inc. | Asynchronous SRAM compatible memory device using DRAM cell and method for driving the same |
US6421295B1 (en) * | 2001-02-14 | 2002-07-16 | Elite Semiconductor Memory Technology Inc. | DRAM circuit and its sub-word line driver |
US6847573B2 (en) * | 2002-07-24 | 2005-01-25 | Silicon7, Inc. | Synchronous SRAM-compatible memory device including DRAM array with internal refresh |
Also Published As
Publication number | Publication date |
---|---|
GB9007791D0 (en) | 1990-06-06 |
US5828620A (en) | 1998-10-27 |
GB9107110D0 (en) | 1991-05-22 |
US20020075706A1 (en) | 2002-06-20 |
US6236581B1 (en) | 2001-05-22 |
US6614705B2 (en) | 2003-09-02 |
US20040036456A1 (en) | 2004-02-26 |
GB2244392A (en) | 1991-11-27 |
US6055201A (en) | 2000-04-25 |
US5699313A (en) | 1997-12-16 |
US20010009518A1 (en) | 2001-07-26 |
US6980448B2 (en) | 2005-12-27 |
US6580654B2 (en) | 2003-06-17 |
US20060028899A1 (en) | 2006-02-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6580654B2 (en) | Boosted voltage supply | |
US5406523A (en) | High voltage boosted word line supply charge pump and regulator for DRAM | |
KR100298159B1 (en) | Charge pump | |
US4455628A (en) | Substrate bias generating circuit | |
KR0133933B1 (en) | Substrate bios recurrence circuitry | |
US5905402A (en) | Voltage pump circuit having an independent well-bias voltage | |
JP3281984B2 (en) | Substrate voltage generation circuit | |
US5901055A (en) | Internal boosted voltage generator of semiconductor memory device | |
KR940009801A (en) | Substrate potential generating circuit and semiconductor device including the same | |
US3937983A (en) | Mos buffer circuit | |
US6316985B1 (en) | Substrate voltage generating circuit provided with a transistor having a thin gate oxide film and a semiconductor integrated circuit device provided with the same | |
US5278798A (en) | Semiconductor memory device | |
US4731552A (en) | Boost signal generator with bootstrap means | |
KR0183467B1 (en) | Semiconductor storage device requiring short time for program voltage to rise | |
US6225853B1 (en) | Booster circuit | |
KR100478866B1 (en) | Low power oscillator | |
US4536720A (en) | Programmable oscillator with power down feature and frequency adjustment | |
US4979088A (en) | Integrated high voltage generating system | |
JP2911918B2 (en) | Semiconductor storage device | |
JP2613579B2 (en) | Generator circuit in integrated semiconductor circuit | |
KR200252133Y1 (en) | Vpp GENERATOR FOR COMPENSATING INITIAL VOLTAGE | |
KR0132023B1 (en) | Voltage generator using pump circuit | |
KR100238867B1 (en) | Boosting circuits of semiconductor meory device | |
KR0157294B1 (en) | Pumping voltage making circuit | |
JPH01235095A (en) | Dynamic semiconductor memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |