US20040215902A1 - Memory access interface for a micro-controller system with address/data multiplexing bus - Google Patents

Memory access interface for a micro-controller system with address/data multiplexing bus Download PDF

Info

Publication number
US20040215902A1
US20040215902A1 US10/852,169 US85216904A US2004215902A1 US 20040215902 A1 US20040215902 A1 US 20040215902A1 US 85216904 A US85216904 A US 85216904A US 2004215902 A1 US2004215902 A1 US 2004215902A1
Authority
US
United States
Prior art keywords
address
micro
controller
data
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/852,169
Inventor
Kuan-Chou Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xueshan Technologies Inc
Original Assignee
MediaTek Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MediaTek Inc filed Critical MediaTek Inc
Priority to US10/852,169 priority Critical patent/US20040215902A1/en
Publication of US20040215902A1 publication Critical patent/US20040215902A1/en
Priority to US11/553,332 priority patent/US7251188B2/en
Assigned to XUESHAN TECHNOLOGIES INC. reassignment XUESHAN TECHNOLOGIES INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MEDIATEK INC.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1684—Details of memory controller using multiple buses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4239—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with asynchronous protocol

Definitions

  • the invention relates generally to a memory access interface, and more specifically to a memory access interface in which a memory is shared between a micro-controller having an address/data multiplexing bus and a microprocessor.
  • FIG. 1 shows a typical memory system having a micro-controller and the address/data multiplexing bus.
  • the micro-controller 11 utilizes an address latch 12 to latch the lower-bit address signal A 7 : 0 of the address/data multiplexing bus A 7 : 0 /D 7 : 0 when the address-latch-enable signal ALE is enabled.
  • the address signal A 7 : 0 together with the higher-bit address signal A 15 : 8 are inputted to the address bus of the memory 13 .
  • the reading signal /READ of the micro-controller 11 is transferred to the output-enabling control terminal OE of the memory 13 so as to enable or disable the output of the memory 13 .
  • the output from the memory 13 is also enabled, and the data corresponding to the address signal A 15 : 0 is transferred to the databus D 7 : 0 .
  • the micro-controller 11 accesses the data of the data bus D 7 : 0 of the memory through the address/data multiplexing bus A 7 : 0 /D 7 : 0 .
  • FIG. 2 shows a typical timing diagram during the accessing cycle of the micro-controller 11 .
  • the accessing cycle of the micro-controller 11 is divided into an address phase and a data phase.
  • the address-latch-enable signal ALE is enabled in the address phase, while the reading signal /READ is enabled in the data phase.
  • the efficiency of the memory is poor. Therefore, the efficiency of the memory can be improved if two or more microprocessors are capable of sharing the memory.
  • an object of the invention is to provide a memory access interface capable of sharing a memory between a micro-controller having an address/data multiplexing bus and one or more microprocessors.
  • the memory access interface of the invention includes an address latch, a multiplexer, and a data buffer.
  • the address latch receives a signal of the address/data multiplexing bus of the micro-controller and an address-latch-enable signal, and latches the signal of the address/data multiplexing bus and outputs the lower-bit address signal when the address-latch-enable signal is enabled.
  • the multiplexer receives the lower-bit address signal outputted from the address latch, a higher-bit address signal outputted from the micro-controller, and an address signal outputted from a microprocessor.
  • the multiplexer is controlled by a first control signal of the micro-controller so as to provide the address signal of the micro-controller or the address signal of the microprocessor to the memory.
  • the data buffer receives the signal of the data bus of the memory and is controlled by a second control signal of the micro-controller, for outputting the signal of the data bus to the address/data multiplexing bus of the micro-controller during a data phase of the micro-controller, and for keeping the output of the data buffer at a high impedance state during an address phase of the micro-controller.
  • FIG. 1 shows a memory system having a micro-controller and the address/data multiplexing bus.
  • FIG. 2 shows a timing diagram during the accessing cycle of the micro-controller of FIG. 1.
  • FIG. 3 shows a control system utilizing the memory access interface of the present invention.
  • FIG. 4 shows a timing diagram during the accessing cycle of the control system of FIG. 3.
  • FIG. 3 shows a control system using a memory access interface of the present invention.
  • the control system includes a micro-controller unit 21 , a microprocessor unit 22 , a memory unit 23 , and an access interface 20 .
  • the micro-controller unit 21 and the microprocessor unit 22 can access the data of the memory unit 23 through the access interface 20 during various stages, thereby achieving the object of sharing the memory unit 23 .
  • the access interface 20 includes an address latch 201 , a data buffer 202 , and an address multiplexer 203 .
  • the access interface 20 receives the address/data multiplexing bus signal uC_A 7 : 0 /D 7 : 0 , the higher-bit address signal uC_A 15 : 8 , the address-latch-enable signal ALE and the reading signal /READ from the micro-controller unit 21 . Also, the access interface 20 receives the address signal uP_A 15 : 0 and data signal uP_D 7 : 0 from the microprocessor unit 22 .
  • the access interface 20 utilizes the address latch 201 to latch the lower-bit address signal uC_A 7 : 0 of the address/data multiplexing bus signal uC_A 7 : 0 /D 7 : 0 of the micro-controller unit 21 and to output a lower-bit address signal uC_A 7 : 0 when the address-latch-enable signal ALE of the micro-controller unit 21 is enabled.
  • the higher-bit address signal uC_A 15 : 8 of the micro-controller unit 21 is merged with the lower-bit address signal uC_A 7 : 0 outputted from the address latch 201 to generate an address signal uC_A 15 : 0 of the micro-controller unit 21 .
  • the address multiplexer 203 of the access interface 20 receives the address signal uC_A 15 : 0 of the micro-controller unit 21 and the address signal uP_A 15 : 0 of the microprocessor unit 22 , and selectively outputs either the address signal uC_A 15 : 0 or the address signal uP_A 15 : 0 according to the reading signal /READ of the micro-controller unit 21 . That is, when the reading signal /READ is disabled, the address multiplexer 203 outputs the address signal uP_A 15 : 0 of the microprocessor unit 22 . On the other hand, when the reading signal /READ is enabled, the address multiplexer 203 outputs the address signal uC_A 15 : 0 of the micro-controller unit 21 .
  • the data buffer 202 receives the data D 7 : 0 of the data bus from the memory unit 23 and outputs the data D 7 : 0 to the address/data multiplexing bus A 7 : 0 /D 7 : 0 of the micro-controller unit 21 when the reading signal /READ is enabled. In addition, the data buffer 202 keeps the output at a high impedance state when the reading signal /READ is disabled. It should be noted that, in addition to using the reading signal /READ to control the data buffer 202 and the address latch 201 , the inverted address-latch-enable signal ALE may also be used as the control signal.
  • FIG. 4 shows a timing diagram in which the reading signal /READ serves as the control signal of the data buffer 202 and the address latch 201 .
  • each accessing cycle is divided into an address phase and a data phase with respect to the micro-controller unit 21 .
  • the micro-controller unit 21 outputs the lower-bit address signal uC_A 7 : 0 .
  • the address multiplexer 203 outputs the address signal uP_A 15 : 0 of the microprocessor unit 22 . Consequently, the microprocessor unit 22 may access the data of the memory unit 23 during the address phase.
  • the data buffer 202 outputs the data D 7 : 0 of the memory unit to the address/data multiplexing bus signal uC_A 7 : 0 /D 7 : 0 of the micro-controller unit 21 , and the address multiplexer 203 outputs the address signal uC_A 15 : 0 of the micro-controller unit 21 . Consequently, the micro-controller unit 21 may access the data of the memory unit 23 during the data phase.
  • the output enable pins of the memory unit are grounded in the embodiment, so the memory unit is always enabled. However, the memory unit does not need to be always enabled. It is only required that the memory unit is enabled when the memory unit is about to be accessed by the micro-controller unit or the microprocessor unit. So the output enable pins can also be controlled by the reading signal of the micro-controller unit, or by other control signals of the micro-controller unit, or by other control signals of the microprocessor unit.

Abstract

A memory access interface for connecting a memory to a micro-controller having an address/data multiplexing bus and a microprocessor is proposed. The memory access interface includes an address latch, a multiplexer, and a data buffer. The address latch latches and outputs the lower-bit address signal on the address/data multiplexing bus of the micro-controller when an address-latch-enable signal is enabled. The multiplexer receives the lower-bit address signal latched by the address latch, a higher-bit address signal outputted from the micro-controller, and an address signal outputted from the microprocessor and selectively outputs the address signal of the micro-controller or the address signal of the microprocessor as the address signal of the memory according to a first control signal. The data buffer transmits the signal of the data bus of the memory to the address/data multiplexing bus of the micro-controller during a data cycle of the micro-controller, and maintains a high impedance state during an address cycle of the micro-controller.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The invention relates generally to a memory access interface, and more specifically to a memory access interface in which a memory is shared between a micro-controller having an address/data multiplexing bus and a microprocessor. [0002]
  • 2. Description of the Related Art [0003]
  • In order to reduce the number of I/O pins in some micro-controllers, such as micro-controllers of the 80C32 series, a set of output pins are shared between a data bus and a lower-bit address bus. FIG. 1 shows a typical memory system having a micro-controller and the address/data multiplexing bus. Referring to FIG. 1, the micro-controller [0004] 11 utilizes an address latch 12 to latch the lower-bit address signal A7:0 of the address/data multiplexing bus A7:0/D7:0 when the address-latch-enable signal ALE is enabled. The address signal A7:0 together with the higher-bit address signal A15:8 are inputted to the address bus of the memory 13. The reading signal /READ of the micro-controller 11 is transferred to the output-enabling control terminal OE of the memory 13 so as to enable or disable the output of the memory 13. When the reading signal /READ is enabled, the output from the memory 13 is also enabled, and the data corresponding to the address signal A15:0 is transferred to the databus D7:0. The micro-controller 11 accesses the data of the data bus D7:0 of the memory through the address/data multiplexing bus A7:0/D7:0.
  • FIG. 2 shows a typical timing diagram during the accessing cycle of the micro-controller [0005] 11. As shown in FIG. 2, the accessing cycle of the micro-controller 11 is divided into an address phase and a data phase. The address-latch-enable signal ALE is enabled in the address phase, while the reading signal /READ is enabled in the data phase.
  • Because the memory in the memory system can only be accessed by a single micro-controller, the efficiency of the memory is poor. Therefore, the efficiency of the memory can be improved if two or more microprocessors are capable of sharing the memory. [0006]
    • SUMMARY OF THE INVENTION
  • In view of the above-mentioned problems, an object of the invention is to provide a memory access interface capable of sharing a memory between a micro-controller having an address/data multiplexing bus and one or more microprocessors. [0007]
  • To achieve the above-mentioned object, the memory access interface of the invention includes an address latch, a multiplexer, and a data buffer. The address latch receives a signal of the address/data multiplexing bus of the micro-controller and an address-latch-enable signal, and latches the signal of the address/data multiplexing bus and outputs the lower-bit address signal when the address-latch-enable signal is enabled. The multiplexer receives the lower-bit address signal outputted from the address latch, a higher-bit address signal outputted from the micro-controller, and an address signal outputted from a microprocessor. The multiplexer is controlled by a first control signal of the micro-controller so as to provide the address signal of the micro-controller or the address signal of the microprocessor to the memory. The data buffer receives the signal of the data bus of the memory and is controlled by a second control signal of the micro-controller, for outputting the signal of the data bus to the address/data multiplexing bus of the micro-controller during a data phase of the micro-controller, and for keeping the output of the data buffer at a high impedance state during an address phase of the micro-controller.[0008]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows a memory system having a micro-controller and the address/data multiplexing bus. [0009]
  • FIG. 2 shows a timing diagram during the accessing cycle of the micro-controller of FIG. 1. [0010]
  • FIG. 3 shows a control system utilizing the memory access interface of the present invention. [0011]
  • FIG. 4 shows a timing diagram during the accessing cycle of the control system of FIG. 3.[0012]
    • DETAILED DESCRIPTION OF THE INVENTION
  • The memory access interface of the invention will be further described with reference to the accompanying drawings. [0013]
  • FIG. 3 shows a control system using a memory access interface of the present invention. The control system includes a [0014] micro-controller unit 21, a microprocessor unit 22, a memory unit 23, and an access interface 20. The micro-controller unit 21 and the microprocessor unit 22 can access the data of the memory unit 23 through the access interface 20 during various stages, thereby achieving the object of sharing the memory unit 23.
  • The [0015] access interface 20 includes an address latch 201, a data buffer 202, and an address multiplexer 203. The access interface 20 receives the address/data multiplexing bus signal uC_A7:0/D7:0, the higher-bit address signal uC_A15:8, the address-latch-enable signal ALE and the reading signal /READ from the micro-controller unit 21. Also, the access interface 20 receives the address signal uP_A15:0 and data signal uP_D7:0 from the microprocessor unit 22.
  • The [0016] access interface 20 utilizes the address latch 201 to latch the lower-bit address signal uC_A7:0 of the address/data multiplexing bus signal uC_A7:0/D7:0 of the micro-controller unit 21 and to output a lower-bit address signal uC_A7:0 when the address-latch-enable signal ALE of the micro-controller unit 21 is enabled. The higher-bit address signal uC_A15:8 of the micro-controller unit 21 is merged with the lower-bit address signal uC_A7:0 outputted from the address latch 201 to generate an address signal uC_A15:0 of the micro-controller unit 21.
  • The [0017] address multiplexer 203 of the access interface 20 receives the address signal uC_A15:0 of the micro-controller unit 21 and the address signal uP_A15:0 of the microprocessor unit 22, and selectively outputs either the address signal uC_A15:0 or the address signal uP_A15:0 according to the reading signal /READ of the micro-controller unit 21. That is, when the reading signal /READ is disabled, the address multiplexer 203 outputs the address signal uP_A15:0 of the microprocessor unit 22. On the other hand, when the reading signal /READ is enabled, the address multiplexer 203 outputs the address signal uC_A15:0 of the micro-controller unit 21.
  • The [0018] data buffer 202 receives the data D7:0 of the data bus from the memory unit 23 and outputs the data D7:0 to the address/data multiplexing bus A7:0/D7:0 of the micro-controller unit 21 when the reading signal /READ is enabled. In addition, the data buffer 202 keeps the output at a high impedance state when the reading signal /READ is disabled. It should be noted that, in addition to using the reading signal /READ to control the data buffer 202 and the address latch 201, the inverted address-latch-enable signal ALE may also be used as the control signal.
  • FIG. 4 shows a timing diagram in which the reading signal /READ serves as the control signal of the [0019] data buffer 202 and the address latch 201. As shown in the drawing, each accessing cycle is divided into an address phase and a data phase with respect to the micro-controller unit 21. At the address phase, the micro-controller unit 21 outputs the lower-bit address signal uC_A7:0. At this time, since the reading signal /READ is disabled, the address multiplexer 203 outputs the address signal uP_A15:0 of the microprocessor unit 22. Consequently, the microprocessor unit 22 may access the data of the memory unit 23 during the address phase. At the data phase, since the reading signal /READ is enabled, the data buffer 202 outputs the data D7:0 of the memory unit to the address/data multiplexing bus signal uC_A7:0/D7:0 of the micro-controller unit 21, and the address multiplexer 203 outputs the address signal uC_A15:0 of the micro-controller unit 21. Consequently, the micro-controller unit 21 may access the data of the memory unit 23 during the data phase.
  • While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative of and not restrictive on the broad invention, and that this invention not be limited to the specific constructions and arrangements shown and described, since various other modifications may occur to those ordinarily skilled in the art. For instance, the output enable pins of the memory unit are grounded in the embodiment, so the memory unit is always enabled. However, the memory unit does not need to be always enabled. It is only required that the memory unit is enabled when the memory unit is about to be accessed by the micro-controller unit or the microprocessor unit. So the output enable pins can also be controlled by the reading signal of the micro-controller unit, or by other control signals of the micro-controller unit, or by other control signals of the microprocessor unit. [0020]

Claims (4)

What is claimed is:
1. A memory access interface for connecting a memory to a micro-controller and a first circuitry, the micro-controller being capable of transmitting a first group address signals and a second group address signals, the micro-controller being capable of transmitting the first group address signals or accessing data signals via an address/data bus, the memory access interface comprising:
an address holder for receiving the first group address signals on the address/data multiplexing bus and a first enable signal outputted from the micro-controller, and outputting the first group address signals when the first enable signal is enabled; and
a multiplexer for receiving the first group address signals outputted from the address holder, the second group address signals outputted from the micro-controller, and third address signals outputted from the first circuitry, the multiplexer being controlled by a first control signal of the micro-controller for selectively outputting the first and second group address signals or outputting the third address signals to the memory;
wherein the micro-controller can access the data of the memory during a data cycle of the micro-controller and the first circuitry can access the data of the memory during an address cycle of the micro-controller.
2. The memory access interface according to claim 1, further comprising a data buffer for transmitting the data signals from the memory to the address/data bus of the micro-controller during the data cycle of the micro-controller, and for maintaining a high impedance state during the address cycle of the micro-controller, the data buffer being controlled by a second control signal of the micro-controller.
3. A memory access method for controlling the access among a memory, a micro-controller and a first device, the memory access method comprising the steps of:
the micro-controller outputting a first address signal during an address cycle;
latching the first address signal as a latched address signal;
the first device outputting a second address signal to the memory and reading/writing data from/to the memory during the address cycle; and
outputting the latched address signal to the memory during a data cycle; and
reading/writing data from/to the memory during the data cycle.
4. The memory access method according to claim 3, wherein the micro-controller further outputs a third address signal to the memory during the data cycle.
US10/852,169 2001-11-06 2004-05-25 Memory access interface for a micro-controller system with address/data multiplexing bus Abandoned US20040215902A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/852,169 US20040215902A1 (en) 2001-11-06 2004-05-25 Memory access interface for a micro-controller system with address/data multiplexing bus
US11/553,332 US7251188B2 (en) 2001-11-06 2006-10-26 Memory access interface for a micro-controller system with address/data multiplexing bus

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
TW090127616A TWI252406B (en) 2001-11-06 2001-11-06 Memory access interface and access method for a microcontroller system
TW090127616 2001-11-06
US10/286,890 US6778463B2 (en) 2001-11-06 2002-11-04 Memory access interface for a micro-controller system with address/data multiplexing bus
US10/852,169 US20040215902A1 (en) 2001-11-06 2004-05-25 Memory access interface for a micro-controller system with address/data multiplexing bus

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/286,890 Continuation US6778463B2 (en) 2001-11-06 2002-11-04 Memory access interface for a micro-controller system with address/data multiplexing bus

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/553,332 Continuation US7251188B2 (en) 2001-11-06 2006-10-26 Memory access interface for a micro-controller system with address/data multiplexing bus

Publications (1)

Publication Number Publication Date
US20040215902A1 true US20040215902A1 (en) 2004-10-28

Family

ID=21679669

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/286,890 Expired - Lifetime US6778463B2 (en) 2001-11-06 2002-11-04 Memory access interface for a micro-controller system with address/data multiplexing bus
US10/852,169 Abandoned US20040215902A1 (en) 2001-11-06 2004-05-25 Memory access interface for a micro-controller system with address/data multiplexing bus
US11/553,332 Expired - Lifetime US7251188B2 (en) 2001-11-06 2006-10-26 Memory access interface for a micro-controller system with address/data multiplexing bus

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/286,890 Expired - Lifetime US6778463B2 (en) 2001-11-06 2002-11-04 Memory access interface for a micro-controller system with address/data multiplexing bus

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/553,332 Expired - Lifetime US7251188B2 (en) 2001-11-06 2006-10-26 Memory access interface for a micro-controller system with address/data multiplexing bus

Country Status (2)

Country Link
US (3) US6778463B2 (en)
TW (1) TWI252406B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070245061A1 (en) * 2006-04-13 2007-10-18 Intel Corporation Multiplexing a parallel bus interface and a flash memory interface

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI220192B (en) * 2001-11-06 2004-08-11 Mediatek Inc Memory access method and apparatus in ICE system
EP1387279B1 (en) * 2002-07-31 2008-05-14 Texas Instruments Inc. Cache coherency in a multi-processor system
JP2006179124A (en) * 2004-12-22 2006-07-06 Renesas Technology Corp Semiconductor memory
DE102005024988A1 (en) * 2005-06-01 2006-12-07 Robert Bosch Gmbh Method for communication between at least two users of a communication system
US7725609B2 (en) 2005-08-05 2010-05-25 Qimonda Ag System memory device having a dual port
US20070239906A1 (en) * 2006-03-13 2007-10-11 Vakil Kersi H Input/output agent having multiple secondary ports
US7710789B2 (en) * 2007-09-27 2010-05-04 Integrated Device Technology, Inc. Synchronous address and data multiplexed mode for SRAM
TWI397855B (en) * 2008-05-07 2013-06-01 Sunplus Mmedia Inc Method for reducing pin counts and microprocessor using the same
US20120030544A1 (en) * 2010-07-27 2012-02-02 Fisher-Jeffes Timothy Perrin Accessing Memory for Data Decoding
US8321649B2 (en) * 2011-03-18 2012-11-27 Freescale Semiconductor, Inc. Memory controller address and data pin multiplexing
CN103246625B (en) * 2013-05-24 2016-03-30 北京大学 A kind of method of data and address sharing pin self-adaptative adjustment memory access granularity
CN103577372A (en) * 2013-11-13 2014-02-12 曙光信息产业(北京)有限公司 Method for achieving multiplexing of I/O pins in FPGA on basis of D latch
CN107316604B (en) * 2017-08-22 2019-06-14 开源集成电路(苏州)有限公司 A kind of parallel bus device of LED display cell board

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5517624A (en) * 1992-10-02 1996-05-14 Compaq Computer Corporation Multiplexed communication protocol between central and distributed peripherals in multiprocessor computer systems
US5931930A (en) * 1994-06-29 1999-08-03 Intel Corporation Processor that indicates system bus ownership in an upgradable multiprocessor computer system
US6192451B1 (en) * 1998-02-17 2001-02-20 International Business Machines Corporation Cache coherency protocol for a data processing system including a multi-level memory hierarchy
US20010034802A1 (en) * 1999-11-24 2001-10-25 Sheng-Chang Peng Interface, structure and method for transmitting data of PCI bus
US6438016B1 (en) * 2000-08-30 2002-08-20 Micron Technology, Inc. Semiconductor memory having dual port cell supporting hidden refresh
US6526525B1 (en) * 1999-08-27 2003-02-25 Via Technologies, Inc. PCI debugging device, method and system

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04258876A (en) * 1991-02-12 1992-09-14 Mitsubishi Electric Corp Semiconductor memory device and memory access system
US5793693A (en) * 1996-11-04 1998-08-11 Compaq Computer Corporation Cache memory using unique burst counter circuitry and asynchronous interleaved RAM banks for zero wait state operation
US5805610A (en) * 1997-04-28 1998-09-08 Credence Systems Corporation Virtual channel data distribution system for integrated circuit tester
JP2003297080A (en) * 2002-03-29 2003-10-17 Mitsubishi Electric Corp Semiconductor memory device
US7058829B2 (en) * 2002-08-14 2006-06-06 Intel Corporation Method and apparatus for a computing system having an active sleep mode CPU that uses the cache of a normal active mode CPU
US7126372B2 (en) * 2004-04-30 2006-10-24 Xilinx, Inc. Reconfiguration port for dynamic reconfiguration—sub-frame access for reconfiguration
KR100642436B1 (en) * 2004-12-22 2006-11-02 주식회사 하이닉스반도체 Pipe latch circuits of multi-bit pre-fetch type semiconductor memory device with improved structure
US20070025488A1 (en) * 2005-07-29 2007-02-01 Rambus Inc. RAM-DAC for transmit preemphasis

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5517624A (en) * 1992-10-02 1996-05-14 Compaq Computer Corporation Multiplexed communication protocol between central and distributed peripherals in multiprocessor computer systems
US5931930A (en) * 1994-06-29 1999-08-03 Intel Corporation Processor that indicates system bus ownership in an upgradable multiprocessor computer system
US6192451B1 (en) * 1998-02-17 2001-02-20 International Business Machines Corporation Cache coherency protocol for a data processing system including a multi-level memory hierarchy
US6526525B1 (en) * 1999-08-27 2003-02-25 Via Technologies, Inc. PCI debugging device, method and system
US20010034802A1 (en) * 1999-11-24 2001-10-25 Sheng-Chang Peng Interface, structure and method for transmitting data of PCI bus
US6438016B1 (en) * 2000-08-30 2002-08-20 Micron Technology, Inc. Semiconductor memory having dual port cell supporting hidden refresh

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070245061A1 (en) * 2006-04-13 2007-10-18 Intel Corporation Multiplexing a parallel bus interface and a flash memory interface
WO2007120804A2 (en) * 2006-04-13 2007-10-25 Intel Corporation Multiplexing a parallel bus interface and a flash memory interface
WO2007120804A3 (en) * 2006-04-13 2007-12-21 Intel Corp Multiplexing a parallel bus interface and a flash memory interface

Also Published As

Publication number Publication date
TWI252406B (en) 2006-04-01
US20030101309A1 (en) 2003-05-29
US6778463B2 (en) 2004-08-17
US7251188B2 (en) 2007-07-31
US20070067580A1 (en) 2007-03-22

Similar Documents

Publication Publication Date Title
US7251188B2 (en) Memory access interface for a micro-controller system with address/data multiplexing bus
US7007132B2 (en) Methods and apparatus for utilizing flash burst mode to improve processor performance
US5946260A (en) Method and system for storing and processing multiple memory addresses
US20030234664A1 (en) Data bus
US20040236877A1 (en) Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM)
US6718449B2 (en) System for data transfer between different clock domains, and for obtaining status of memory device during transfer
US7949818B2 (en) Memory system comprising semiconductor memory having plural different operation modes
NZ245346A (en) Bus interface logic for computer with dual bus architecture
JPH05204820A (en) Microcessor, processing system and bus interface
US20070250652A1 (en) High speed dual-wire communications device requiring no passive pullup components
US6148347A (en) Mode selectable memory controller for PCMCIA standard memory cards and non-standard memory cards
US20030097512A1 (en) USB-HUB device and its control method
JPH04350754A (en) Workstation including interface for data channel or similar data processing system
US6272595B1 (en) N-way set-associative cache memory which includes a store hit buffer for improved data access
KR100377708B1 (en) Semiconductor memory device employing pipeline operation with reduced power consumption
US6898659B2 (en) Interface device having variable data transfer mode and operation method thereof
US20050198425A1 (en) Combined optical storage and flash card reader using single ide or sata port and method thereof
US20040027870A1 (en) Ic card and ic card system
CN115312094A (en) SRAM control system and method, FPGA chip and electronic equipment
US5748920A (en) Transaction queue in a graphics controller chip
JPH04279945A (en) Memory circuit
US20020069352A1 (en) System and method for efficient BIOS initialization
KR970059914A (en) Flash memory system
JP2022050018A (en) Electronic device and transfer method
US20030042956A1 (en) Interface circuit

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE

AS Assignment

Owner name: XUESHAN TECHNOLOGIES INC., CANADA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MEDIATEK INC.;REEL/FRAME:055443/0818

Effective date: 20201223