US20030228848A1 - Semiconductor filter circuit and method - Google Patents
Semiconductor filter circuit and method Download PDFInfo
- Publication number
- US20030228848A1 US20030228848A1 US10/166,288 US16628802A US2003228848A1 US 20030228848 A1 US20030228848 A1 US 20030228848A1 US 16628802 A US16628802 A US 16628802A US 2003228848 A1 US2003228848 A1 US 2003228848A1
- Authority
- US
- United States
- Prior art keywords
- integrated filter
- substrate
- doped region
- filter
- trench
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
Definitions
- the present invention relates in general to semiconductor devices and, more particularly, to low frequency filter networks formed on semiconductor substrates.
- Wireless communications devices typically operate using both radio frequency (RF) signals and lower frequency audio signals.
- RF radio frequency
- cellular telephones transmit RF carrier signals that operate at frequencies of six gigahertz or more and are modulated with audio frequency voice information.
- a microphone generates an audio frequency signal from the voice information which is amplified and used to modulate the RF carrier signal.
- Most wireless communications devices use a low pass filter at the microphone input to suppress ambient RF carrier signals that may be “picked up” or detected by the microphone in order to avoid degrading the performance of the communications device by noisy operation, loop instability, or other effects that reduce the quality of the modulating audio signal.
- the low pass filters have a passband in the audio range, i.e., less than about twenty kilohertz.
- these audio filters are formed with discrete passive components because of the difficulty of forming the large component values that set the filters' low frequency passband.
- the discrete filters add a substantial fabrication cost to a wireless device.
- Integrated filters based on semiconductor technology have a lower cost but have not been practical because of the large die area needed to integrate audio frequency components while providing an adequate voltage capability.
- FIG. 1 is a block diagram of a wireless communications device
- FIG. 2 is a schematic diagram of a filter circuit
- FIG. 3 is a cross-sectional view of the filter circuit integrated on a semiconductor substrate
- FIG. 3A is a top view of the drawing of the filter circuit of FIG. 3 showing an inductor
- FIG. 4 is a cross-sectional view of the filter circuit in an alternative embodiment.
- FIG. 5 is a cross-sectional view of the filter circuit in another alternate embodiment.
- FIG. 1 is a block diagram of a wireless communications device 3 , including a microphone 4 , an antenna 5 , an oscillator 6 , a power stage 7 , a modulator 8 , an audio amplifier 9 and a filter 10 .
- Communications device 3 converts voice information received through microphone 4 to an electrical input signal V IN at a lead 64 of filter 10 , and produces an RF transmitter signal V XMIT at a power level of two watts or more for transmitting by antenna 5 .
- communications device 3 is configured as a cellular telephone that broadcasts transmitter signal V XMIT to, for example, a cellular base station.
- Filter 10 is a low pass microphone line filter used to suppress RF components of input signal V IN from other circuitry of communications device 3 such as audio amplifier 9 . That is, filter 10 passes the audio frequency components of input signal V IN while rejecting or attenuating RF components.
- the audio components are generated by microphone 4 from voice information, while the RF components are produced by, for example, incident electromagnetic waves generated by antenna 5 at the V XMIT carrier frequency.
- the RF components if not attenuated or suppressed, can have an amplitude sufficient to overload audio amplifier 9 or to cause signal distortion, noise, instability, or other undesirable effects on the performance of communications device 3 .
- Filter 10 has an output at a lead 65 for producing a filtered audio output signal V OUT .
- Filter 10 is specified to pass audio frequency components of V IN while attenuating RF component frequencies by a factor of at least thirty decibels at a frequency of six gigahertz.
- V OUT is substantially comprised of audio frequency components with few or no RF components.
- Audio amplifier 9 amplifies output signal V OUT and produces an amplified audio signal V AUD .
- Oscillator 6 generates an RF oscillator signal V OSC at the desired carrier frequency of transmitter signal V XMIT .
- Modulator 8 modulates V OSC with V AUD and produces a modulated signal V MOD which is coupled to power stage 7 and amplified to produce transmitter signal V XMIT .
- V XMIT has an RF carrier frequency of about six gigahertz.
- FIG. 2 is a schematic diagram of filter 10 , including a resistor 24 , capacitors 21 - 22 , a clamp diode 27 and an electrostatic discharge (ESD) device 20 that includes back to back diodes 17 - 18 and an inductor 74 .
- Input signal V IN has both audio frequency components and undesirable RF components.
- Output 65 produces filtered output signal V OUT operating at audio frequencies with RF components attenuated or suppressed.
- Filter 10 is configured for integrating on a semiconductor die to form an integrated circuit.
- Diodes 17 - 18 of ESD device 20 comprise back to back zener or avalanche diodes formed as junctions in a semiconductor substrate as described below. Diodes 17 - 18 are referred to as back to back diodes because their common cathode (or, alternatively, common anode) arrangement results in one of them being reverse biased regardless of the polarity of V IN . ESD device 20 dissipates electrostatic energy in the form of high voltage peaks of short duration which could damage sensitive system components. In one embodiment, ESD device 20 is formed to comply with International Electrotechnical Commission standard IEC61000-4-2 level four. In the embodiment of FIG.
- diodes 17 - 18 have their respective cathodes commonly connected as shown to break down symmetrically when the voltage amplitude at node 66 reaches about fourteen volts positive and/or fourteen volts negative.
- diode 17 forward biases and diode 18 avalanches at about 13.3 volts
- diode 18 forward biases and diode 17 avalanches at about 13.3 volts.
- ESD device 20 may include back to back diodes formed with their anodes commonly connected, rather than their cathodes, to achieve a similar protective function.
- Inductor 74 is formed as a planar spiral inductor to have a typical value in a range between 1-5 nanohenries. In one embodiment, inductor 74 is formed by patterning a standard metal interconnect layer.
- the trench design provides capacitors 21 - 22 with a low equivalent series resistance, and therefore a high quality factor, which results in a low impedance and high quality filtering function at RF frequencies.
- Resistor 24 typically is formed as a thin film resistor with a low parasitic substrate capacitance for enhanced filter performance. Resistor 24 cooperates with capacitors 21 - 22 to establish a characteristic frequency response for filter 10 .
- resistor 24 is formed with doped polysilicon having a concentration selected to produce the specified resistance value in a small die area while providing a high level of control to maintain the resistances within a specified tolerance. In one embodiment, the value of resistor 24 is controlled to within plus or minus ten percent. In one embodiment, resistor 24 has a resistance of about fifty ohms and a temperature coefficient of resistance approaching zero.
- Clamp diode 27 is an avalanche diode that breaks down to limit the voltage swing at lead 65 to avoid overloading the input stage of amplifier 9 . Accordingly, clamp diode 27 also provides an ESD protection function at lead 65 . In one embodiment, clamp diode 27 is formed with a structure similar to that of either diode 17 or diode 18 , and therefore has similar characteristics, i.e., a breakdown voltage of about 13.3 volts.
- FIG. 3 shows a cross-sectional view of filter 10 formed on a semiconductor substrate 11 and configured as an integrated filter circuit, showing inductor 74 , resistor 24 , ESD device 20 , clamp diode 27 and capacitors 21 - 22 .
- a base layer 30 is formed with semiconductor material and heavily doped to function as a low resistance ground plane for filter 10 .
- base layer 30 has a doping concentration in a range between 1016 and 1021 atoms/centimeter.
- base layer 30 may comprise monocrystalline silicon doped to provide a p-type conductivity and a doping concentration of about 2*10 20 atoms/centimeter 3 .
- the low resistivity of base layer 30 provides an effective ground plane that attenuates parasitic signals that would otherwise propagate through base layer 30 along parasitic signal paths to produce crosstalk and degrade filter performance.
- An epitaxial layer 31 is grown over base layer 30 and doped to have an n-type conductivity.
- Epitaxial layer 31 forms a junction with base layer 30 to comprise diode 18 , so the doping concentration of epitaxial layer 31 is selected to provide a specified avalanche voltage for diode 18 such as, for example, 13.3 volts.
- Epitaxial layer 31 typically has a thickness in a range between two and ten micrometers. In one embodiment, epitaxial layer 31 is grown to a thickness of about 2.5 micrometers and a concentration of about 5*10 17 atoms/centimeter 3 .
- a layer 32 is formed over epitaxial layer 31 to have an n-type conductivity.
- a doped region 33 is formed by introducing p-type dopants from a surface 35 of substrate 11 to produce a junction that functions as diode 17 .
- the doping concentrations of epitaxial layer 32 and doped region 33 are selected to provide a specified avalanche voltage for diode 17 such as, for example, 13.3 volts.
- layer 32 is an epitaxial layer grown to a thickness of about three micrometers and a concentration of about 1 ⁇ 10 17 atoms/centimeter 3
- doped region 33 has a thickness of about one micrometer and a surface concentration of about 6.0*10 19 atoms/centimeter 3 .
- epitaxial layer 31 is grown to a thickness of about 5.5 micrometers and layer 32 is formed by subjecting epitaxial layer 31 to a blanket p-type diffusion to reduce its effective concentration to set the breakdown voltage of diode 17 to the desired level. This diffusion step reduces the doping concentration of epitaxial layer 31 within a depth less than about three micrometers.
- An isolation region or sinker 12 is formed as a ring around ESD device 20 with a p-type conductivity and a depth of about twenty micrometers to electrically isolate ESD device 20 from other components.
- Sinker 12 is diffused through epitaxial layers 31 - 32 to provide an external electrical contact to base layer 30 at surface 35 , which is facilitated by adding a doped region 36 using the processing steps used to form doped region 33 .
- doped region 36 has a p-type conductivity to electrically couple sinker 12 through doped region 36 to an interconnect trace connected to lead 62 .
- a channel stopper 34 is heavily doped to have an n-type conductivity and a depth of about three micrometers. Channel stopper 34 surrounds doped region 33 and prevents surface 35 from inverting to form a channel that would result in a conduction path from doped region 33 to base layer 20 . In addition, channel stopper 34 increases ESD robustness of the device by ensuring the dissipation of lateral current flow injected during ESD event to avoid current filaments forming at surface 35 .
- dielectric material is disposed on surface 35 and patterned and etched to produce dielectric regions 45 .
- dielectric regions 45 comprise silicon dioxide thermally grown to a thickness of about five hundred angstroms followed by a layer about one micrometer thick of deposited silicon dioxide.
- Capacitor 21 is formed as a trench capacitor by etching semiconductor substrate 11 to a depth of about seven micrometers to form a plurality of trenches 40 within sinker 12 as shown.
- a dielectric material is formed to line inner surfaces of trench 40 to form a dielectric liner 38 .
- the dielectric material includes silicon nitride formed to a thickness of about four hundred angstroms.
- a conductive material such as doped polysilicon is deposited and etched to form a conductive region 37 that fills trench 40 to function as a first electrode of capacitor 21 with sinker 12 functioning as a second electrode.
- Sinker 12 is coupled to lead 62 through shallow, heavily doped p-type contact region 36 that is formed with the processing steps used to form doped region 33 .
- Capacitor 22 is formed in a similar fashion.
- Clamp diode 27 is formed by the junction of base layer 30 and epitaxial layer 31 and isolated from other components by surrounding it with sinker 12 as shown. Hence, clamp diode 27 has a breakdown characteristic similar to that of diode 18 in ESD device 20 .
- a standard integrated circuit metal layer is deposited and etched to form bonding pads 60 and 61 , along with interconnect traces.
- Inductor 74 is concurrently formed by patterning this standard integrated circuit metal layer.
- Other interconnect traces are represented schematically to simplify the figure.
- Node 64 comprises a bonding structure shown as a metallic bump such as a solder bump or copper bump used for mounting filter 10 in a flip-chip fashion to a system circuit board (not shown).
- the bonding structure may comprise a wire bond or other suitable structure for providing external electrical and/or mechanical connections.
- X 64 2* ⁇ *(6.0*10 9 )*(0.1*10 ⁇ 9 ) has a value of about four ohms.
- Output signal V OUT is provided at node 65 through a structure similar to that of node 64 .
- the node 65 bonding structure has a parasitic inductance L 65 whose value is similar to the value of L 64 .
- FIG. 3A is a top view of a portion of filter 10 showing inductor 74 formed around bonding pad 60 .
- inductor 74 is formed as a single winding that circumscribes the perimeter of bonding pad 60 and is spaced about twenty micrometers away.
- inductor 74 may be formed as a planar spiral inductor having multiple windings.
- Inductor 74 typically has an inductance in a range between one and five nanohenries.
- Inductor 74 provides a smoothing function that flattens or integrates the voltage peaks of an ESD event, thereby improving the robustness of filter 10 .
- inductor 74 improves signal filtering by compensating for high frequency signal feedthrough due to parasitic inductances L 64 and L 65 described above.
- FIG. 4 is a cross-sectional view of filter 10 in an alternate embodiment.
- the previously described features have similar structures and operation, except that epitaxial layer 31 is grown to a thickness of about 5.5 micrometers.
- Layer 32 is formed as a masked region of p-type conductivity that surrounds doped region 33 .
- region 32 has the same conductivity type but is more lightly doped than doped region 33 , which has the effect of shifting the portion of diode 17 which breaks down to the bottom surface of layer 32 rather than side surfaces. This adjustment ensures that diode 17 has a large effective breakdown area and low impedance to dissipate the energy generated by an ESD event, thereby providing a high degree of reliability.
- FIG. 5 is a cross sectional view of filter 10 in another alternate embodiment in which base layer 30 is formed as a high resistivity material.
- base layer 30 comprises lightly doped n-type monocrystalline silicon with an effective carrier concentration of 3*10 12 atoms/centimeter 3 and a resistivity of about one thousand ohm-centimeters.
- Such a high resistivity improves the electrical isolation between adjacent components which reduces signal coupling through parasitic signal paths and improves filter performance.
- P-type dopants are implanted through surface 35 and diffused into semiconductor substrate 11 to form well regions 51 and 54 .
- well regions 51 and 54 are formed to a depth of about fifteen micrometers.
- Well regions 51 and 54 typically are doped to a lower concentration than sinkers 12 but the same thermal cycle is used to diffuse well regions 51 and 54 and sinkers 12 into substrate 11 .
- the lower concentration of well regions 51 and 54 results in their being shallower than sinkers 12 .
- N-type dopants are introduced into substrate 11 through openings in dielectric region 45 to form doped regions 52 - 53 within well region 51 and a doped region 56 within well region 54 .
- Doped regions 52 - 53 form junctions with well region 51 that operate as back to back diodes 17 - 18 , respectively, of ESD device 20 .
- the doping concentrations of well region 51 and doped regions 52 - 53 are adjusted to provide a predefined breakdown voltage to meet the specified performance of ESD device 20 .
- doped regions 52 - 53 are each formed with a rectangular shape to occupy an area of surface 35 which is about two hundred micrometers on a side. Note that because doped regions 52 and 53 are formed with the same processing steps the avalanche breakdown voltages and other performance parameters are symmetrical with respect to the polarity of the voltage on node 64 .
- doped region 56 and well region 54 form a junction that comprises clamp diode 27 .
- the present invention provides an integrated filter circuit that achieves a specified frequency selectivity while utilizing integrated circuit technology to achieve a small physical size and a low manufacturing cost.
- a semiconductor substrate is formed with a trench that is lined with a dielectric layer.
- a conductive material is used to fill the trench to provide a capacitance that filters an input signal.
- Back to back diodes are formed in the substrate to avalanche when an electrostatic discharge voltage reaches a predetermined magnitude.
Abstract
Description
- The present invention relates in general to semiconductor devices and, more particularly, to low frequency filter networks formed on semiconductor substrates.
- Wireless communications devices typically operate using both radio frequency (RF) signals and lower frequency audio signals. For example, cellular telephones transmit RF carrier signals that operate at frequencies of six gigahertz or more and are modulated with audio frequency voice information. A microphone generates an audio frequency signal from the voice information which is amplified and used to modulate the RF carrier signal. Most wireless communications devices use a low pass filter at the microphone input to suppress ambient RF carrier signals that may be “picked up” or detected by the microphone in order to avoid degrading the performance of the communications device by noisy operation, loop instability, or other effects that reduce the quality of the modulating audio signal. To accomplish this function, the low pass filters have a passband in the audio range, i.e., less than about twenty kilohertz.
- Presently, these audio filters are formed with discrete passive components because of the difficulty of forming the large component values that set the filters' low frequency passband. However, the discrete filters add a substantial fabrication cost to a wireless device. Integrated filters based on semiconductor technology have a lower cost but have not been practical because of the large die area needed to integrate audio frequency components while providing an adequate voltage capability.
- Hence, there is a need for an integrated filter that provides a high level of frequency selectivity while maintaining a low manufacturing cost.
- FIG. 1 is a block diagram of a wireless communications device;
- FIG. 2 is a schematic diagram of a filter circuit;
- FIG. 3 is a cross-sectional view of the filter circuit integrated on a semiconductor substrate;
- FIG. 3A is a top view of the drawing of the filter circuit of FIG. 3 showing an inductor;
- FIG. 4 is a cross-sectional view of the filter circuit in an alternative embodiment; and
- FIG. 5 is a cross-sectional view of the filter circuit in another alternate embodiment.
- In the figures, elements having the same reference number have similar functionality.
- FIG. 1 is a block diagram of a
wireless communications device 3, including a microphone 4, anantenna 5, anoscillator 6, apower stage 7, amodulator 8, anaudio amplifier 9 and afilter 10.Communications device 3 converts voice information received through microphone 4 to an electrical input signal VIN at alead 64 offilter 10, and produces an RF transmitter signal VXMIT at a power level of two watts or more for transmitting byantenna 5. In one embodiment,communications device 3 is configured as a cellular telephone that broadcasts transmitter signal VXMIT to, for example, a cellular base station. -
Filter 10 is a low pass microphone line filter used to suppress RF components of input signal VIN from other circuitry ofcommunications device 3 such asaudio amplifier 9. That is,filter 10 passes the audio frequency components of input signal VIN while rejecting or attenuating RF components. The audio components are generated by microphone 4 from voice information, while the RF components are produced by, for example, incident electromagnetic waves generated byantenna 5 at the VXMIT carrier frequency. In the case of a cellular telephone, where microphone 4 is in close proximity toantenna 5, the RF components, if not attenuated or suppressed, can have an amplitude sufficient to overloadaudio amplifier 9 or to cause signal distortion, noise, instability, or other undesirable effects on the performance ofcommunications device 3.Filter 10 has an output at alead 65 for producing a filtered audio output signal VOUT. Filter 10 is specified to pass audio frequency components of VIN while attenuating RF component frequencies by a factor of at least thirty decibels at a frequency of six gigahertz. Hence, VOUT is substantially comprised of audio frequency components with few or no RF components. -
Audio amplifier 9 amplifies output signal VOUT and produces an amplified audio signal VAUD.Oscillator 6 generates an RF oscillator signal VOSC at the desired carrier frequency of transmitter signal VXMIT. Modulator 8 modulates VOSC with VAUD and produces a modulated signal VMOD which is coupled topower stage 7 and amplified to produce transmitter signal VXMIT. In one embodiment, VXMIT has an RF carrier frequency of about six gigahertz. - FIG. 2 is a schematic diagram of
filter 10, including aresistor 24, capacitors 21-22, aclamp diode 27 and an electrostatic discharge (ESD)device 20 that includes back to back diodes 17-18 and aninductor 74. Input signal VIN has both audio frequency components and undesirable RF components.Output 65 produces filtered output signal VOUT operating at audio frequencies with RF components attenuated or suppressed.Filter 10 is configured for integrating on a semiconductor die to form an integrated circuit. - Diodes17-18 of
ESD device 20 comprise back to back zener or avalanche diodes formed as junctions in a semiconductor substrate as described below. Diodes 17-18 are referred to as back to back diodes because their common cathode (or, alternatively, common anode) arrangement results in one of them being reverse biased regardless of the polarity of VIN. ESD device 20 dissipates electrostatic energy in the form of high voltage peaks of short duration which could damage sensitive system components. In one embodiment,ESD device 20 is formed to comply with International Electrotechnical Commission standard IEC61000-4-2 level four. In the embodiment of FIG. 3, diodes 17-18 have their respective cathodes commonly connected as shown to break down symmetrically when the voltage amplitude atnode 66 reaches about fourteen volts positive and/or fourteen volts negative. During a positive voltage peak,diode 17 forward biases anddiode 18 avalanches at about 13.3 volts, and during a negative voltage peak,diode 18 forward biases anddiode 17 avalanches at about 13.3 volts. Alternatively,ESD device 20 may include back to back diodes formed with their anodes commonly connected, rather than their cathodes, to achieve a similar protective function. -
Inductor 74 is formed as a planar spiral inductor to have a typical value in a range between 1-5 nanohenries. In one embodiment,inductor 74 is formed by patterning a standard metal interconnect layer. - Capacitors21-22 are formed as trench capacitors connected as shown to respectively produce capacitances C21=C22=1.0 nanofarads, approximately, that modify the frequency response of VIN to produce filtered output signal VOUT. The trench design provides capacitors 21-22 with a low equivalent series resistance, and therefore a high quality factor, which results in a low impedance and high quality filtering function at RF frequencies.
-
Resistor 24 typically is formed as a thin film resistor with a low parasitic substrate capacitance for enhanced filter performance.Resistor 24 cooperates with capacitors 21-22 to establish a characteristic frequency response forfilter 10. In one embodiment,resistor 24 is formed with doped polysilicon having a concentration selected to produce the specified resistance value in a small die area while providing a high level of control to maintain the resistances within a specified tolerance. In one embodiment, the value ofresistor 24 is controlled to within plus or minus ten percent. In one embodiment,resistor 24 has a resistance of about fifty ohms and a temperature coefficient of resistance approaching zero. -
Clamp diode 27 is an avalanche diode that breaks down to limit the voltage swing atlead 65 to avoid overloading the input stage ofamplifier 9. Accordingly,clamp diode 27 also provides an ESD protection function atlead 65. In one embodiment,clamp diode 27 is formed with a structure similar to that of eitherdiode 17 ordiode 18, and therefore has similar characteristics, i.e., a breakdown voltage of about 13.3 volts. - FIG. 3 shows a cross-sectional view of
filter 10 formed on asemiconductor substrate 11 and configured as an integrated filter circuit, showinginductor 74,resistor 24,ESD device 20,clamp diode 27 and capacitors 21-22. - A
base layer 30 is formed with semiconductor material and heavily doped to function as a low resistance ground plane forfilter 10. In one embodiment,base layer 30 has a doping concentration in a range between 1016 and 1021 atoms/centimeter. For example,base layer 30 may comprise monocrystalline silicon doped to provide a p-type conductivity and a doping concentration of about 2*1020 atoms/centimeter3. The low resistivity ofbase layer 30 provides an effective ground plane that attenuates parasitic signals that would otherwise propagate throughbase layer 30 along parasitic signal paths to produce crosstalk and degrade filter performance. - An
epitaxial layer 31 is grown overbase layer 30 and doped to have an n-type conductivity.Epitaxial layer 31 forms a junction withbase layer 30 to comprisediode 18, so the doping concentration ofepitaxial layer 31 is selected to provide a specified avalanche voltage fordiode 18 such as, for example, 13.3 volts.Epitaxial layer 31 typically has a thickness in a range between two and ten micrometers. In one embodiment,epitaxial layer 31 is grown to a thickness of about 2.5 micrometers and a concentration of about 5*1017 atoms/centimeter3. - A
layer 32 is formed overepitaxial layer 31 to have an n-type conductivity. A dopedregion 33 is formed by introducing p-type dopants from asurface 35 ofsubstrate 11 to produce a junction that functions asdiode 17. The doping concentrations ofepitaxial layer 32 and dopedregion 33 are selected to provide a specified avalanche voltage fordiode 17 such as, for example, 13.3 volts. In one embodiment,layer 32 is an epitaxial layer grown to a thickness of about three micrometers and a concentration of about 1×1017 atoms/centimeter3, and dopedregion 33 has a thickness of about one micrometer and a surface concentration of about 6.0*1019 atoms/centimeter3. Alternatively,epitaxial layer 31 is grown to a thickness of about 5.5 micrometers andlayer 32 is formed by subjectingepitaxial layer 31 to a blanket p-type diffusion to reduce its effective concentration to set the breakdown voltage ofdiode 17 to the desired level. This diffusion step reduces the doping concentration ofepitaxial layer 31 within a depth less than about three micrometers. - An isolation region or
sinker 12 is formed as a ring aroundESD device 20 with a p-type conductivity and a depth of about twenty micrometers to electrically isolateESD device 20 from other components.Sinker 12 is diffused through epitaxial layers 31-32 to provide an external electrical contact tobase layer 30 atsurface 35, which is facilitated by adding a dopedregion 36 using the processing steps used to form dopedregion 33. Hence, dopedregion 36 has a p-type conductivity to electrically couplesinker 12 through dopedregion 36 to an interconnect trace connected to lead 62. - A
channel stopper 34 is heavily doped to have an n-type conductivity and a depth of about three micrometers.Channel stopper 34 surrounds dopedregion 33 and preventssurface 35 from inverting to form a channel that would result in a conduction path from dopedregion 33 tobase layer 20. In addition,channel stopper 34 increases ESD robustness of the device by ensuring the dissipation of lateral current flow injected during ESD event to avoid current filaments forming atsurface 35. - A dielectric material is disposed on
surface 35 and patterned and etched to producedielectric regions 45. In one embodiment,dielectric regions 45 comprise silicon dioxide thermally grown to a thickness of about five hundred angstroms followed by a layer about one micrometer thick of deposited silicon dioxide. -
Capacitor 21 is formed as a trench capacitor by etchingsemiconductor substrate 11 to a depth of about seven micrometers to form a plurality oftrenches 40 withinsinker 12 as shown. In an alternative embodiment,trench 40 comprises several rows of individual trenches or a single serpentine trench that extends alongsurface 35 and intersects the view plane multiple times as needed to produce C21=1.0 nanofarads of capacitance. - A dielectric material is formed to line inner surfaces of
trench 40 to form adielectric liner 38. In one embodiment, the dielectric material includes silicon nitride formed to a thickness of about four hundred angstroms. - A conductive material such as doped polysilicon is deposited and etched to form a
conductive region 37 that fillstrench 40 to function as a first electrode ofcapacitor 21 withsinker 12 functioning as a second electrode.Sinker 12 is coupled to lead 62 through shallow, heavily doped p-type contact region 36 that is formed with the processing steps used to form dopedregion 33.Capacitor 22 is formed in a similar fashion. -
Clamp diode 27 is formed by the junction ofbase layer 30 andepitaxial layer 31 and isolated from other components by surrounding it withsinker 12 as shown. Hence,clamp diode 27 has a breakdown characteristic similar to that ofdiode 18 inESD device 20. - A standard integrated circuit metal layer is deposited and etched to form
bonding pads Inductor 74 is concurrently formed by patterning this standard integrated circuit metal layer. Other interconnect traces are represented schematically to simplify the figure. -
Node 64 comprises a bonding structure shown as a metallic bump such as a solder bump or copper bump used for mountingfilter 10 in a flip-chip fashion to a system circuit board (not shown). Alternatively, the bonding structure may comprise a wire bond or other suitable structure for providing external electrical and/or mechanical connections. The bonding structure has a parasitic inductance L64 of between about 0.05 and 0.1 nanohenries which produces an impedance or inductive reactance X64=2*Π*fc*L64 to input signal VIN, where fc is the RF carrier frequency of transmitter signal VXMIT. For example, if L64=0.1 nanohenries and fc=6.0 gigahertz, X64=2*Π*(6.0*109)*(0.1*10−9) has a value of about four ohms. - Output signal VOUT is provided at
node 65 through a structure similar to that ofnode 64. Thenode 65 bonding structure has a parasitic inductance L65 whose value is similar to the value of L64. - FIG. 3A is a top view of a portion of
filter 10 showinginductor 74 formed aroundbonding pad 60. In the embodiment of FIG. 3A,inductor 74 is formed as a single winding that circumscribes the perimeter ofbonding pad 60 and is spaced about twenty micrometers away. Alternatively,inductor 74 may be formed as a planar spiral inductor having multiple windings.Inductor 74 typically has an inductance in a range between one and five nanohenries.Inductor 74 provides a smoothing function that flattens or integrates the voltage peaks of an ESD event, thereby improving the robustness offilter 10. In addition,inductor 74 improves signal filtering by compensating for high frequency signal feedthrough due to parasitic inductances L64 and L65 described above. - FIG. 4 is a cross-sectional view of
filter 10 in an alternate embodiment. The previously described features have similar structures and operation, except thatepitaxial layer 31 is grown to a thickness of about 5.5 micrometers.Layer 32 is formed as a masked region of p-type conductivity that surrounds dopedregion 33. In this embodiment,region 32 has the same conductivity type but is more lightly doped than dopedregion 33, which has the effect of shifting the portion ofdiode 17 which breaks down to the bottom surface oflayer 32 rather than side surfaces. This adjustment ensures thatdiode 17 has a large effective breakdown area and low impedance to dissipate the energy generated by an ESD event, thereby providing a high degree of reliability. - FIG. 5 is a cross sectional view of
filter 10 in another alternate embodiment in whichbase layer 30 is formed as a high resistivity material. In this embodiment,base layer 30 comprises lightly doped n-type monocrystalline silicon with an effective carrier concentration of 3*1012 atoms/centimeter3 and a resistivity of about one thousand ohm-centimeters. Such a high resistivity improves the electrical isolation between adjacent components which reduces signal coupling through parasitic signal paths and improves filter performance. - P-type dopants are implanted through
surface 35 and diffused intosemiconductor substrate 11 to form wellregions regions Well regions sinkers 12 but the same thermal cycle is used to diffuse wellregions sinkers 12 intosubstrate 11. The lower concentration ofwell regions sinkers 12. - N-type dopants are introduced into
substrate 11 through openings indielectric region 45 to form doped regions 52-53 withinwell region 51 and a dopedregion 56 withinwell region 54. Doped regions 52-53 form junctions withwell region 51 that operate as back to back diodes 17-18, respectively, ofESD device 20. The doping concentrations ofwell region 51 and doped regions 52-53 are adjusted to provide a predefined breakdown voltage to meet the specified performance ofESD device 20. In one embodiment, doped regions 52-53 are each formed with a rectangular shape to occupy an area ofsurface 35 which is about two hundred micrometers on a side. Note that becausedoped regions node 64. - Similarly, doped
region 56 andwell region 54 form a junction that comprisesclamp diode 27. - In summary, the present invention provides an integrated filter circuit that achieves a specified frequency selectivity while utilizing integrated circuit technology to achieve a small physical size and a low manufacturing cost. A semiconductor substrate is formed with a trench that is lined with a dielectric layer. A conductive material is used to fill the trench to provide a capacitance that filters an input signal. Back to back diodes are formed in the substrate to avalanche when an electrostatic discharge voltage reaches a predetermined magnitude.
Claims (18)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/166,288 US6953980B2 (en) | 2002-06-11 | 2002-06-11 | Semiconductor filter circuit and method |
AU2003233500A AU2003233500A1 (en) | 2002-06-11 | 2003-05-12 | Semiconductor filter circuit and method |
CNB038134721A CN1306611C (en) | 2002-06-11 | 2003-05-12 | Semiconductor filter circuit and method |
PCT/US2003/014505 WO2003105228A1 (en) | 2002-06-11 | 2003-05-12 | Semiconductor filter circuit and method |
EP03728777A EP1512178B1 (en) | 2002-06-11 | 2003-05-12 | Semiconductor filter circuit |
HK05111663A HK1079618A1 (en) | 2002-06-11 | 2005-12-19 | Integrated filter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/166,288 US6953980B2 (en) | 2002-06-11 | 2002-06-11 | Semiconductor filter circuit and method |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030228848A1 true US20030228848A1 (en) | 2003-12-11 |
US6953980B2 US6953980B2 (en) | 2005-10-11 |
Family
ID=29710630
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/166,288 Expired - Lifetime US6953980B2 (en) | 2002-06-11 | 2002-06-11 | Semiconductor filter circuit and method |
Country Status (6)
Country | Link |
---|---|
US (1) | US6953980B2 (en) |
EP (1) | EP1512178B1 (en) |
CN (1) | CN1306611C (en) |
AU (1) | AU2003233500A1 (en) |
HK (1) | HK1079618A1 (en) |
WO (1) | WO2003105228A1 (en) |
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040099898A1 (en) * | 2002-11-27 | 2004-05-27 | Semiconductor Components Industries, Llc. | Semiconductor device with parallel plate trench capacitor and method |
US6928174B1 (en) * | 2000-03-10 | 2005-08-09 | Nokia Mobile Phones Ltd. | Microphone structure |
WO2005125065A1 (en) | 2004-06-16 | 2005-12-29 | Koninklijke Philips Electronics N.V. | Passive processing device for interfacing and for esd and radio signal rejection in audio signal paths of an electronic device |
US7262681B2 (en) | 2005-02-11 | 2007-08-28 | Semiconductor Components Industries, L.L.C. | Integrated semiconductor inductor and method therefor |
US20070290297A1 (en) * | 2006-06-16 | 2007-12-20 | Semiconductor Components Industries, Llc. | Filter having integrated floating capacitor and transient voltage suppression structure and method of manufacture |
WO2008029361A1 (en) * | 2006-09-06 | 2008-03-13 | Nxp B.V. | Integrated circuit and use thereof |
US20080310066A1 (en) * | 2007-06-16 | 2008-12-18 | Alpha & Omega Semiconductor, Ltd | Methods of achieving linear capacitance in symmetrcial and asymmetrical EMI filters with TVS |
US20080310065A1 (en) * | 2007-06-16 | 2008-12-18 | Alpha & Omega Semiconductor, Ltd. | Methods of achieving linear capacitance in symmetrical and asymmetrical EMI filters with TVS |
US20090268926A1 (en) * | 2008-03-17 | 2009-10-29 | Nec Electronics Corporation | Semiconductor integrated circuit and condenser microphone |
US20100203844A1 (en) * | 2009-02-06 | 2010-08-12 | Oleksandr Gorbachov | Radio frequency transceiver front end circuit |
US20100210299A1 (en) * | 2009-02-17 | 2010-08-19 | Oleksandr Gorbachov | Multi mode radio frequency transceiver front end circuit |
US20100226292A1 (en) * | 2009-03-03 | 2010-09-09 | Oleksandr Gorbachov | Multi-channel radio frequency front end circuit with full receive diversity for multi-path mitigation |
US20100244981A1 (en) * | 2009-03-30 | 2010-09-30 | Oleksandr Gorbachov | Radio frequency power divider and combiner circuit |
US20100277252A1 (en) * | 2009-05-04 | 2010-11-04 | Oleksandr Gorbachov | Multi-mode radio frequency front end module |
US20110062553A1 (en) * | 2006-02-10 | 2011-03-17 | Nxp B.V. | Semiconductor device and method of manufacturing thereof |
US20110266592A1 (en) * | 2010-04-30 | 2011-11-03 | Bcd Semiconductor Manufacturing Limited | Device and method for transient voltage suppressor |
FR2994335A1 (en) * | 2012-08-01 | 2014-02-07 | St Microelectronics Tours Sas | DEVICE FOR PROTECTING AN INTEGRATED CIRCUIT AGAINST OVERVOLTAGES |
TWI469318B (en) * | 2008-09-11 | 2015-01-11 | Semiconductor Components Ind | Method of forming an integrated semiconductor device and structure therefor |
US9159719B2 (en) | 2012-07-26 | 2015-10-13 | Infineon Technologies Ag | ESD protection |
US20170278828A1 (en) * | 2016-02-29 | 2017-09-28 | Ixys Corporation | Die Stack Assembly Using An Edge Separation Structure For Connectivity Through A Die Of The Stack |
US10969376B2 (en) * | 2016-09-19 | 2021-04-06 | Murata Integrated Passive Solutions | Electrical stimulation and monitoring device |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7561391B2 (en) * | 2005-12-20 | 2009-07-14 | International Rectifier Corporation | Input voltage sensing circuit |
US7466212B2 (en) * | 2006-06-16 | 2008-12-16 | Semiconductor Components Industries, L. L. C. | Semiconductor filter structure and method of manufacture |
US7579632B2 (en) * | 2007-09-21 | 2009-08-25 | Semiconductor Components Industries, L.L.C. | Multi-channel ESD device and method therefor |
US7666751B2 (en) * | 2007-09-21 | 2010-02-23 | Semiconductor Components Industries, Llc | Method of forming a high capacitance diode and structure therefor |
US7538395B2 (en) * | 2007-09-21 | 2009-05-26 | Semiconductor Components Industries, L.L.C. | Method of forming low capacitance ESD device and structure therefor |
US7812367B2 (en) * | 2008-10-15 | 2010-10-12 | Semiconductor Components Industries, Llc | Two terminal low capacitance multi-channel ESD device |
US8089095B2 (en) | 2008-10-15 | 2012-01-03 | Semiconductor Components Industries, Llc | Two terminal multi-channel ESD device and method therefor |
JP5239735B2 (en) * | 2008-10-22 | 2013-07-17 | ソニー株式会社 | Data communication apparatus and communication data control method |
US9142592B2 (en) | 2009-04-09 | 2015-09-22 | Infineon Technologies Ag | Integrated circuit including ESD device |
CN105097794A (en) * | 2014-04-25 | 2015-11-25 | 中芯国际集成电路制造(上海)有限公司 | ESD protection device and manufacturing method thereof |
CN109104173B (en) * | 2018-07-20 | 2022-05-10 | 上海华虹宏力半导体制造有限公司 | Radio frequency switch ESD system |
CN114157257A (en) * | 2021-12-03 | 2022-03-08 | 电子科技大学 | Integrated LC filter and manufacturing method thereof |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6115592A (en) * | 1995-08-24 | 2000-09-05 | Fujitsu Limited | Filter device and dual-band radio system in which the filter device is used |
US6121669A (en) * | 1995-11-28 | 2000-09-19 | California Micro Devices Corporation | Integrated RC filters |
US6140674A (en) * | 1998-07-27 | 2000-10-31 | Advanced Micro Devices, Inc. | Buried trench capacitor |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4017885A (en) * | 1973-10-25 | 1977-04-12 | Texas Instruments Incorporated | Large value capacitor |
US5578860A (en) * | 1995-05-01 | 1996-11-26 | Motorola, Inc. | Monolithic high frequency integrated circuit structure having a grounded source configuration |
SE510455C2 (en) * | 1997-06-06 | 1999-05-25 | Ericsson Telefon Ab L M | Method of providing a buried capacitor and a buried capacitor arranged according to the method |
WO2001063672A2 (en) * | 2000-02-22 | 2001-08-30 | Formfactor, Inc. | Integrated circuit interconnect system having matched impedance and capacitance |
-
2002
- 2002-06-11 US US10/166,288 patent/US6953980B2/en not_active Expired - Lifetime
-
2003
- 2003-05-12 WO PCT/US2003/014505 patent/WO2003105228A1/en not_active Application Discontinuation
- 2003-05-12 CN CNB038134721A patent/CN1306611C/en not_active Expired - Fee Related
- 2003-05-12 EP EP03728777A patent/EP1512178B1/en not_active Expired - Fee Related
- 2003-05-12 AU AU2003233500A patent/AU2003233500A1/en not_active Abandoned
-
2005
- 2005-12-19 HK HK05111663A patent/HK1079618A1/en not_active IP Right Cessation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6115592A (en) * | 1995-08-24 | 2000-09-05 | Fujitsu Limited | Filter device and dual-band radio system in which the filter device is used |
US6121669A (en) * | 1995-11-28 | 2000-09-19 | California Micro Devices Corporation | Integrated RC filters |
US6140674A (en) * | 1998-07-27 | 2000-10-31 | Advanced Micro Devices, Inc. | Buried trench capacitor |
Cited By (57)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6928174B1 (en) * | 2000-03-10 | 2005-08-09 | Nokia Mobile Phones Ltd. | Microphone structure |
US20040099898A1 (en) * | 2002-11-27 | 2004-05-27 | Semiconductor Components Industries, Llc. | Semiconductor device with parallel plate trench capacitor and method |
US6984860B2 (en) * | 2002-11-27 | 2006-01-10 | Semiconductor Components Industries, L.L.C. | Semiconductor device with high frequency parallel plate trench capacitor structure |
WO2005125065A1 (en) | 2004-06-16 | 2005-12-29 | Koninklijke Philips Electronics N.V. | Passive processing device for interfacing and for esd and radio signal rejection in audio signal paths of an electronic device |
US8064866B2 (en) * | 2004-06-16 | 2011-11-22 | Nxp B.V. | Passive processing device for interfacing and for ESD and radio signal rejection in audio signal paths of an electronic device |
US20080181431A1 (en) * | 2004-06-16 | 2008-07-31 | Koninklijke Philips Electronics N.V. | Passive Processing Device For Interfacing and For Esd and Radio Signal Rejection in Audio Signal Paths of an Electronic Device |
US7262681B2 (en) | 2005-02-11 | 2007-08-28 | Semiconductor Components Industries, L.L.C. | Integrated semiconductor inductor and method therefor |
US20110062553A1 (en) * | 2006-02-10 | 2011-03-17 | Nxp B.V. | Semiconductor device and method of manufacturing thereof |
US8120146B2 (en) * | 2006-02-10 | 2012-02-21 | Nxp B.V. | Protected semiconductor device and method of manufacturing thereof |
US20070290297A1 (en) * | 2006-06-16 | 2007-12-20 | Semiconductor Components Industries, Llc. | Filter having integrated floating capacitor and transient voltage suppression structure and method of manufacture |
US7589392B2 (en) * | 2006-06-16 | 2009-09-15 | Semiconductor Components Industries, L.L.C. | Filter having integrated floating capacitor and transient voltage suppression structure and method of manufacture |
WO2008029361A1 (en) * | 2006-09-06 | 2008-03-13 | Nxp B.V. | Integrated circuit and use thereof |
WO2008156766A1 (en) * | 2007-06-16 | 2008-12-24 | Alpha & Omega Semiconductor, Ltd | Methods of achieving linear capacitance in symmetrcial and asymmetrical emi filters with tvs |
US8258890B2 (en) * | 2007-06-16 | 2012-09-04 | Alpha And Omega Semiconductor Incorporated | Methods of achieving linear capacitance in symmetrcial and asymmetrical EMI filters with TVS |
US20080310065A1 (en) * | 2007-06-16 | 2008-12-18 | Alpha & Omega Semiconductor, Ltd. | Methods of achieving linear capacitance in symmetrical and asymmetrical EMI filters with TVS |
US20080310066A1 (en) * | 2007-06-16 | 2008-12-18 | Alpha & Omega Semiconductor, Ltd | Methods of achieving linear capacitance in symmetrcial and asymmetrical EMI filters with TVS |
US7795987B2 (en) | 2007-06-16 | 2010-09-14 | Alpha & Omega Semiconductor, Ltd. | Methods of achieving linear capacitance in symmetrical and asymmetrical EMI filters with TVS |
US7863995B2 (en) * | 2007-06-16 | 2011-01-04 | Alpha & Omega Semiconductor Ltd. | Methods of achieving linear capacitance in symmetrical and asymmetrical EMI filters with TVS |
US20100328830A1 (en) * | 2007-06-16 | 2010-12-30 | Madhur Bobde | Methods of achieving linear capacitance in symmetrcial and asymmetrical EMI filters with TVS |
US20090268926A1 (en) * | 2008-03-17 | 2009-10-29 | Nec Electronics Corporation | Semiconductor integrated circuit and condenser microphone |
US8111844B2 (en) * | 2008-03-17 | 2012-02-07 | Renesas Electronics Corporation | Semiconductor integrated circuit and condenser microphone |
TWI469318B (en) * | 2008-09-11 | 2015-01-11 | Semiconductor Components Ind | Method of forming an integrated semiconductor device and structure therefor |
US8140025B2 (en) | 2009-02-06 | 2012-03-20 | Rfaxis, Inc. | Single input/output port radio frequency transceiver front end circuit with low noise amplifier switching transistor |
US20100203845A1 (en) * | 2009-02-06 | 2010-08-12 | Oleksandr Gorbachov | Single input/output port radio frequency transceiver front end circuit with low noise amplifier switching transistor |
US20100203844A1 (en) * | 2009-02-06 | 2010-08-12 | Oleksandr Gorbachov | Radio frequency transceiver front end circuit |
US8301084B2 (en) | 2009-02-06 | 2012-10-30 | Rfaxis, Inc. | Radio frequency transceiver front end circuit with direct current bias switch |
US8265567B2 (en) | 2009-02-06 | 2012-09-11 | Rfaxis Inc. | Single input/output port radio frequency transceiver front end circuit |
US20100203847A1 (en) * | 2009-02-06 | 2010-08-12 | Oleksandr Gorbachov | Single input/output port radio frequency transceiver front end circuit |
US8175541B2 (en) | 2009-02-06 | 2012-05-08 | Rfaxis, Inc. | Radio frequency transceiver front end circuit |
US20100202324A1 (en) * | 2009-02-06 | 2010-08-12 | Oleksandr Gorbachov | Radio frequency transceiver front end circuit with matching circuit voltage divider |
US8135355B2 (en) | 2009-02-06 | 2012-03-13 | Rfaxis, Inc. | Radio frequency transceiver front end circuit with parallel resonant circuit |
US20100203843A1 (en) * | 2009-02-06 | 2010-08-12 | Oleksandr Gorbachov | Radio frequency transceiver front end circuit with direct current bias switch |
US8019289B2 (en) | 2009-02-06 | 2011-09-13 | Rfaxis, Inc. | Radio frequency transceiver front end circuit with matching circuit voltage divider |
US20100203846A1 (en) * | 2009-02-06 | 2010-08-12 | Oleksandr Gorbachov | Radio frequency transceiver front end circuit with parallel resonant circuit |
US20100210299A1 (en) * | 2009-02-17 | 2010-08-19 | Oleksandr Gorbachov | Multi mode radio frequency transceiver front end circuit |
US20100210223A1 (en) * | 2009-02-17 | 2010-08-19 | Oleksandr Gorbachov | Multi mode radio frequency transceiver front end circuit with inter-stage matching circuit |
US8073401B2 (en) | 2009-02-17 | 2011-12-06 | Rfaxis, Inc. | Multi mode radio frequency transceiver front end circuit with inter-stage matching circuit |
US8078119B2 (en) | 2009-02-17 | 2011-12-13 | Rfaxis, Inc. | Multi mode radio frequency transceiver front end circuit with inter-stage power divider |
US8073400B2 (en) | 2009-02-17 | 2011-12-06 | Rfaxis, Inc. | Multi mode radio frequency transceiver front end circuit |
WO2010096071A1 (en) * | 2009-02-17 | 2010-08-26 | Rfaxis, Inc. | Multi mode radio frequency transceiver front end circuit |
US20100210208A1 (en) * | 2009-02-17 | 2010-08-19 | Oleksandr Gorbachov | Multi mode radio frequency transceiver front end circuit with inter-stage power divider |
US20100225414A1 (en) * | 2009-03-03 | 2010-09-09 | Oleksandr Gorbachov | Multi-channel radio frequency front end circuit with full transmit and receive diversity for multi-path mitigation |
US20100226291A1 (en) * | 2009-03-03 | 2010-09-09 | Oleksandr Gorbachov | Multi-channel radio frequency front end circuit |
US20100226292A1 (en) * | 2009-03-03 | 2010-09-09 | Oleksandr Gorbachov | Multi-channel radio frequency front end circuit with full receive diversity for multi-path mitigation |
US8325632B2 (en) | 2009-03-03 | 2012-12-04 | Rfaxis, Inc. | Multi-channel radio frequency front end circuit with full receive diversity for multi-path mitigation |
US9231680B2 (en) | 2009-03-03 | 2016-01-05 | Rfaxis, Inc. | Multi-channel radio frequency front end circuit |
US20100244981A1 (en) * | 2009-03-30 | 2010-09-30 | Oleksandr Gorbachov | Radio frequency power divider and combiner circuit |
US20100277252A1 (en) * | 2009-05-04 | 2010-11-04 | Oleksandr Gorbachov | Multi-mode radio frequency front end module |
US8467738B2 (en) | 2009-05-04 | 2013-06-18 | Rfaxis, Inc. | Multi-mode radio frequency front end module |
US20110266592A1 (en) * | 2010-04-30 | 2011-11-03 | Bcd Semiconductor Manufacturing Limited | Device and method for transient voltage suppressor |
US8377757B2 (en) * | 2010-04-30 | 2013-02-19 | Shanghai Sim-Bcd Semiconductor Manufacturing Limited | Device and method for transient voltage suppressor |
US9159719B2 (en) | 2012-07-26 | 2015-10-13 | Infineon Technologies Ag | ESD protection |
FR2994335A1 (en) * | 2012-08-01 | 2014-02-07 | St Microelectronics Tours Sas | DEVICE FOR PROTECTING AN INTEGRATED CIRCUIT AGAINST OVERVOLTAGES |
US8953290B2 (en) | 2012-08-01 | 2015-02-10 | Stmicroelectronics (Tours) Sas | Device for protecting an integrated circuit against overvoltages |
US20170278828A1 (en) * | 2016-02-29 | 2017-09-28 | Ixys Corporation | Die Stack Assembly Using An Edge Separation Structure For Connectivity Through A Die Of The Stack |
US10734362B2 (en) * | 2016-02-29 | 2020-08-04 | Littelfuse, Inc. | Die stack assembly using an edge separation structure for connectivity through a die of the stack |
US10969376B2 (en) * | 2016-09-19 | 2021-04-06 | Murata Integrated Passive Solutions | Electrical stimulation and monitoring device |
Also Published As
Publication number | Publication date |
---|---|
WO2003105228A1 (en) | 2003-12-18 |
CN1306611C (en) | 2007-03-21 |
EP1512178B1 (en) | 2011-09-21 |
HK1079618A1 (en) | 2006-04-07 |
CN1659705A (en) | 2005-08-24 |
US6953980B2 (en) | 2005-10-11 |
AU2003233500A1 (en) | 2003-12-22 |
EP1512178A1 (en) | 2005-03-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6953980B2 (en) | Semiconductor filter circuit and method | |
US8120142B2 (en) | Applying trenched transient voltage suppressor (TVS) technology for distributed low pass filters | |
US11869933B2 (en) | Device isolator with reduced parasitic capacitance | |
US5770886A (en) | Semiconductor device with integrated RC network and schottky diode | |
US7868428B2 (en) | PIN diode with improved power limiting | |
US7986184B2 (en) | Radio frequency amplifier with effective decoupling | |
WO1996003770A9 (en) | Semiconductor device with integrated rc network and schottky diode | |
TW200913283A (en) | Methods of achieving linear capacitance in symmetrical and asymmetrical EMI filters with TVS | |
US8901703B2 (en) | Electronic device | |
US7019382B2 (en) | Arrangement for ESD protection of an integrated circuit | |
US6232645B1 (en) | Noise decoupling for semiconductor device with BiCMOS-type substrate | |
US6127716A (en) | Heterojunction bipolar transistor and manufacturing method thereof | |
KR101041752B1 (en) | Semiconductor filter of multi-stage structure and fabrication method thereof | |
KR100894803B1 (en) | Semiconductor filter circuit and method | |
EP0881688A1 (en) | PNP lateral bipolar electronic device | |
US6661074B2 (en) | Receiver comprising a variable capacitance diode | |
US20240039275A1 (en) | Transient voltage absorbing element and transient voltage absorbing circuit | |
US20220399717A1 (en) | Interference filter and electrostatic discharge / electrical surge protection circuit and device | |
KR100970923B1 (en) | Semiconductor filter device and fabrication method thereof | |
US20070085143A1 (en) | Semiconductor structure for draining an overvoltage pulse, and method for manufacturing same | |
CN100390992C (en) | Semiconductor structure comprising electrostatic discharge (ESD) protection device | |
KR100707594B1 (en) | Thyristor-type isolation sturcture of semiconductor device | |
KR20000062604A (en) | Semiconductor device including bipolar transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ESCOFFIER, RENE;STEFANOV, EVGUENIY;PEARSE, JEFFREY;AND OTHERS;REEL/FRAME:013003/0174;SIGNING DATES FROM 20020530 TO 20020605 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, AS COLLATERAL AGENT, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:015328/0116 Effective date: 20040422 Owner name: JPMORGAN CHASE BANK, AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:015328/0116 Effective date: 20040422 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:038620/0087 Effective date: 20160415 |
|
AS | Assignment |
Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A. (ON ITS BEHALF AND ON BEHALF OF ITS PREDECESSOR IN INTEREST, CHASE MANHATTAN BANK);REEL/FRAME:038632/0074 Effective date: 20160415 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT AND COLLATERAL AGENT;REEL/FRAME:038631/0345 Effective date: 20100511 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001 Effective date: 20160415 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001 Effective date: 20230622 |