US20030017660A1 - GaAs MESFET having LDD and non-uniform P-well doping profiles - Google Patents

GaAs MESFET having LDD and non-uniform P-well doping profiles Download PDF

Info

Publication number
US20030017660A1
US20030017660A1 US10/237,596 US23759602A US2003017660A1 US 20030017660 A1 US20030017660 A1 US 20030017660A1 US 23759602 A US23759602 A US 23759602A US 2003017660 A1 US2003017660 A1 US 2003017660A1
Authority
US
United States
Prior art keywords
channel
region
drain
type
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/237,596
Inventor
Weiqi Li
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Skyworks Solutions Inc
Original Assignee
Anadigics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Anadigics Inc filed Critical Anadigics Inc
Priority to US10/237,596 priority Critical patent/US20030017660A1/en
Publication of US20030017660A1 publication Critical patent/US20030017660A1/en
Assigned to II-VI OPTOELECTRONIC DEVICES, INC. reassignment II-VI OPTOELECTRONIC DEVICES, INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: ANADIGICS, INC.
Assigned to SKYWORKS SOLUTIONS, INC. reassignment SKYWORKS SOLUTIONS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: II-VI OPTOELECTRONIC DEVICES, INC.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66848—Unipolar field-effect transistors with a Schottky gate, i.e. MESFET
    • H01L29/66856—Unipolar field-effect transistors with a Schottky gate, i.e. MESFET with an active layer made of a group 13/15 material
    • H01L29/66863—Lateral single gate transistors
    • H01L29/66871—Processes wherein the final gate is made after the formation of the source and drain regions in the active layer, e.g. dummy-gate processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H01L29/1029—Channel region of field-effect devices of field-effect transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
    • H01L29/812—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a Schottky gate
    • H01L29/8128—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a Schottky gate with recessed gate

Definitions

  • the present invention is directed to the general field of forming gallium arsenide (GaAs) semiconductor devices. More particularly, it is directed to forming GaAs Metal-Semiconductor Field Effect Transistors (MESFETs).
  • GaAs gallium arsenide
  • MESFETs GaAs Metal-Semiconductor Field Effect Transistors
  • FIG. 1 illustrates a simplified structure of a conventional GaAs MESFET 100 .
  • the MESFET 100 has a GaAs substrate 102 , a source region 104 , a drain region 106 , an n-type channel 108 , and a p-type background region 110 and.
  • a source electrode 112 is formed above the source region 104
  • a drain electrode 114 is formed above the drain region 106
  • a gate electrode 116 is formed between the source and drain electrodes on a surface of the GaAs substrate, and above the n-type channel 108 .
  • the gate electrode 116 is formed in a depressed area 118 formed in the upper surface of the device. When a voltage is applied to the gate electrode 116 , the width of the n-type channel changes, thereby affecting the flow of current between the source electrode 112 and the drain electrode 114 .
  • the channel 108 is doped uniformly between the source 104 and drain 106 regions.
  • the p-type background forms a p-n junction with the n-type channel doping underneath the channel.
  • the MESFET 100 When the MESFET 100 is used as an amplifier, it normally operates with high electrical field intensity in the gate-drain region. In high RF power amplifiers, the electrical field in the gate-drain region may be high enough to initiate impact ionization, in which both excessive electrons and holes are generated.
  • the present invention uses selective ion implantation techniques to create a GaAs MESFET device with non-uniform doping profiles in the conduction channel.
  • a conventional p-type implantation is used as the background, and one or more n-type implantations form the conduction channel.
  • the Gate-Drain region of the device there is either no, or a reduced, background p-type implantation, and the n-type implantation dose is also reduced, resulting in lower doping concentration between the gate and the drain.
  • the present invention is also directed to a method for forming a GaAs MESFET having non-uniform doping profiles in the conduction channel. This is accomplished by forming a lightly-doped first conduction channel of a first type, forming a moderately doped second conduction channel of the first type along a first portion of the first conduction channel, forming a background region of a second type beneath the second conduction channel, forming source and drain regions at opposite ends of the first conduction channel, forming source and drain contacts over corresponding source and drain regions, and forming a gate contact between the source and drain contacts, the gate contact being positioned approximately over an end of the second conduction channel.
  • FIG. 1 shows a prior art GaAs MESFET with uniform channel doping
  • FIGS. 2 a - 2 d show various stages in forming a GaAs MESFET in accordance with the present invention.
  • a substrate 202 is first provided.
  • the substrate is preferably formed from GaAs, although it may instead be formed of such materials as Al x Ga (1-x) As, In x Ga (1-x) As, x ⁇ [0.0-1.0], and InP.
  • a first photoresist layer 204 is placed over selected regions of the upper surface 206 of the substrate.
  • the photoresist 204 is deposited using a mask (not shown) and is configured to expose a first, preferably continuous upper surface area of the substrate above what will eventually become the channel.
  • n-type ions 206 are implanted into the substrate, as depicted by the arrows.
  • the n-type ions preferably in form of silicon ions, are implanted at an energy of between approximately 25 KeV and 200 Kev, and so penetrate the substrate to a depth of between approximately 0.5 nm and 1.2 ⁇ m.
  • the n-type ions preferably are implanted at a relatively low dosage of between approximately 1E12/cm 2 and 5E12/cm 2 , thereby forming the lightly doped n-channel 208 .
  • a second photoresist layer 212 is then placed over the resulting structure.
  • the second photoresist layer 212 is configured to expose a first portion 214 of the lightly doped channel 208 while a second portion 216 of the lightly doped channel 208 is covered.
  • a p-type background region 218 having a second length shorter than the first length and extending from proximate to the first end 208 a of the lightly-doped n-channel 208 is formed in first portion 214 .
  • the p-type background region 218 is formed at or near the boundary between the first portion 214 of the lightly doped n-channel 208 and the substrate 202 below.
  • p-type ions 220 are implanted into the substrate, as depicted by the arrows.
  • the p-type ions preferably in the form of beryllium or magnesium ions, are implanted at an energy of between approximately 30 KeV and 200 KeV, and so penetrate to a depth of between approximately 0.1 nm and 1.5 ⁇ m
  • the p-type ions preferably are implanted at a dosage of between approximately 1E11/cm 2 and 1E12/cm 2 , thereby forming the p-type background region 218 , a “p-well”, in only the first region 214 of the n-channel 208 .
  • the p-type background region 218 extends along the first portion 214 in a direction parallel to the upper surface, at one end of the n-channel 208 .
  • a moderately doped n-type channel region 222 is formed in the first region 214 of the lightly doped n-channel 208 , above the p-type background region 218 .
  • the moderately doped n-type channel region 222 has a third length which is substantially similar to the second length and extends from proximate to the first end 208 a of the lightly-doped n-channel 208 .
  • n-type ions 224 are implanted into the first portion 214 of the lightly doped n-channel 208 , as depicted by the arrows.
  • the n-type ions are implanted at the substantially same energy as that used to create the lightly doped n-channel 208 and so penetrate to about the same depth, just above the p-type background region 218 .
  • the n-type ions preferably are implanted at a dosage of between approximately 1E12/cm 2 and 5E12/cm 2 , thereby converting the original lightly doped n-channel 208 into a moderately doped n-channel region 222 in only the first region 214 of the n-channel 208 .
  • FIG. 2 b shows the regions 218 and 222 to be distinct and non-overlapping, it should be kept in mind that due to distribution of ion energies, the regions do not always have a crisp boundary, but rather somewhat merge together.
  • a third photoresist layer 230 is then placed over the resulting structure.
  • the third photoresist layer substantially covers the first 214 and second 216 regions of the original lightly doped n-channel 208 , and leaves exposed a pair of lateral areas 232 a , 232 b of the substrate on either side of the original n-channel 208 .
  • the lateral areas are situated over what will eventually become the source region 234 and the drain region 236 .
  • n-type ions 238 are implanted into the regions of the substrate below the lateral areas 232 a , 232 b , as depicted by the arrows. This results in the formation of a source region 234 adjacent to one end of the moderately doped n-channel 222 and the p-type background region, and also results in the formation of a drain region 236 adjacent to an end of the lightly doped n-channel 208 .
  • n-type ions preferably in the form of silicon ions, are implanted at an energy of between approximately 50 KeV and 100 KeV, and so penetrate to a depth of between approximately 0.5 ⁇ m and 1.0 ⁇ m. Furthermore, the n-type ions preferably are implanted at a dosage of between approximately 5E12/cm 2 and 1E13/cm 2 , thereby converting the substrate into highly doped n-type regions 234 , 236 . It should be noted here that while the source 234 and drain 236 regions preferably are formed in a single step, it may also be possible to form them in separate step, especially in the event that the two regions are to be differently doped, or have different depths.
  • source 242 and drain contacts 244 are formed over respective source 234 and 236 drain regions.
  • a gate contact 246 is formed between the source and drain contacts.
  • the gate contacts are typically formed from Ti/Pt/Au, or other refractory metal, such as Mo, W, TiW, and the like.
  • the gate contact 246 is positioned near the second end of the moderately doped n-channel 222 extending between the source and the gate; the gate contact may even straddle the boundary 248 between the channel 222 and the lightly doped n-channel 208 extending between the gate and the drain, or be positioned entirely above the lightly-doped n-channel adjacent to the boundary 248 .
  • the gate is formed in a depression 250 created in the upper surface of the device, the depression having the effect of physically limiting the width of the channel below.
  • the source 242 and drain 244 contacts are preferably formed at the same time using a single photoresist mask, they may be made in separate steps.
  • the gate contact 248 preferably is formed after the source and drain contacts are formed.
  • the final device has a conduction channel between the source and the drain which has a first doping profile between the source and the gate, and a second doping profile between the drain and the gate. More particularly, the MESFET of the present invention has p-type background region between the source and the gate, forming a p-well profile. The n-type channel implant dosage is reduced in the gate-drain region to form a lightly doped drain (LDD), as compared to the n-type channel implant dosage in the source-gate region.
  • LDD lightly doped drain
  • the design of the present invention helps mitigate the p-n junction in the gate-drain region, while the LDD profile helps minimize the peak electric field intensity in the drain region.
  • the LDD profile may also assist in increasing the gate-drain breakdown voltage, and alleviate the initiation of impact ionization, thereby mitigating the power transients caused by excessive hole trapping in the drain region.
  • the P-well LDD GaAs MESFET design of the present invention does not severely degrade the device DC and RF performance, as compared to conventionally implanted GaAs MESFETs. This is because the channel current and the transconductance of a GaAs MESFET are mainly determined by the doping profiles in the source-gate region, where it is the same for both the P-well LDD GaAs MESFET of the present invention and the conventional MESFET. Furthermore, in normal amplifier operation, the electrons travel at saturation velocity in the gate-drain region and so the LDD doping profile generally does not negatively affect the channel electron transport process.
  • the final MESFET is an n-channel semiconductor device, this is not intended as a limitation of the present invention and as those skilled in the art will appreciate, a P-channel semiconductor device may be achieved by converting P-type regions to N-type regions, and vice versa.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

A MESFET has a conduction channel provided with a first doping profile in a first portion which extends between the source and the gate, and a second doping profile in a second portion which extends between the gate and the drain. A background p-type region is provided beneath the first portion, but not necessarily behind the second portion.

Description

    RELATED APPLICATIONS
  • This is a Divisional of U.S. patent application Ser. No. 09/871,740, filed Jun. 4, 2001, now U.S. Pat. No. ______.[0001]
    • TECHNICAL FIELD
  • The present invention is directed to the general field of forming gallium arsenide (GaAs) semiconductor devices. More particularly, it is directed to forming GaAs Metal-Semiconductor Field Effect Transistors (MESFETs). [0002]
    • BACKGROUND OF THE INVENTION
  • FIG. 1 illustrates a simplified structure of a conventional GaAs [0003] MESFET 100. The MESFET 100 has a GaAs substrate 102, a source region 104, a drain region 106, an n-type channel 108, and a p-type background region 110 and. A source electrode 112 is formed above the source region 104, a drain electrode 114 is formed above the drain region 106 and a gate electrode 116 is formed between the source and drain electrodes on a surface of the GaAs substrate, and above the n-type channel 108. As seen in FIG. 1, the gate electrode 116 is formed in a depressed area 118 formed in the upper surface of the device. When a voltage is applied to the gate electrode 116, the width of the n-type channel changes, thereby affecting the flow of current between the source electrode 112 and the drain electrode 114.
  • In conventional ion implanted, or epitaxially grown, GaAs MESFET devices, such as that depicted in FIG. 1, the [0004] channel 108 is doped uniformly between the source 104 and drain 106 regions. The result is that the p-type background forms a p-n junction with the n-type channel doping underneath the channel. When the MESFET 100 is used as an amplifier, it normally operates with high electrical field intensity in the gate-drain region. In high RF power amplifiers, the electrical field in the gate-drain region may be high enough to initiate impact ionization, in which both excessive electrons and holes are generated. In such case, the holes become trapped in the p-n junction, thereby forming a virtual back-gating, which results in a pinch-off the n-channel 108. This phenomenon is termed a power transient in RF amplifiers, which is detrimental to normal operation.
    • SUMMARY OF THE INVENTION
  • The present invention uses selective ion implantation techniques to create a GaAs MESFET device with non-uniform doping profiles in the conduction channel. In the Source-Gate region of the MESFET, a conventional p-type implantation is used as the background, and one or more n-type implantations form the conduction channel. In the Gate-Drain region of the device, there is either no, or a reduced, background p-type implantation, and the n-type implantation dose is also reduced, resulting in lower doping concentration between the gate and the drain. [0005]
  • The present invention is also directed to a method for forming a GaAs MESFET having non-uniform doping profiles in the conduction channel. This is accomplished by forming a lightly-doped first conduction channel of a first type, forming a moderately doped second conduction channel of the first type along a first portion of the first conduction channel, forming a background region of a second type beneath the second conduction channel, forming source and drain regions at opposite ends of the first conduction channel, forming source and drain contacts over corresponding source and drain regions, and forming a gate contact between the source and drain contacts, the gate contact being positioned approximately over an end of the second conduction channel.[0006]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention is next described with reference to the following figures, in which: [0007]
  • FIG. 1 shows a prior art GaAs MESFET with uniform channel doping; and [0008]
  • FIGS. 2[0009] a-2 d show various stages in forming a GaAs MESFET in accordance with the present invention.
    • DETAILED DESCRIPTION OF THE INVENTION
  • The process for forming a GaAs MESFET having a non-uniformly doped channel is now described. [0010]
  • As seen in FIG. 2[0011] a, a substrate 202 is first provided. The substrate is preferably formed from GaAs, although it may instead be formed of such materials as AlxGa(1-x)As, InxGa(1-x)As, x˜[0.0-1.0], and InP.
  • A first [0012] photoresist layer 204 is placed over selected regions of the upper surface 206 of the substrate. The photoresist 204 is deposited using a mask (not shown) and is configured to expose a first, preferably continuous upper surface area of the substrate above what will eventually become the channel.
  • Next a lightly doped n-[0013] channel 208 having a first length defined between first end 208 a and second end 208 b is formed in the substrate. To do this, n-type ions 206 are implanted into the substrate, as depicted by the arrows. The n-type ions, preferably in form of silicon ions, are implanted at an energy of between approximately 25 KeV and 200 Kev, and so penetrate the substrate to a depth of between approximately 0.5 nm and 1.2 μm. The n-type ions preferably are implanted at a relatively low dosage of between approximately 1E12/cm2 and 5E12/cm2, thereby forming the lightly doped n-channel 208.
  • As seen in FIG. 2[0014] b, a second photoresist layer 212 is then placed over the resulting structure. The second photoresist layer 212 is configured to expose a first portion 214 of the lightly doped channel 208 while a second portion 216 of the lightly doped channel 208 is covered. Next, a p-type background region 218 having a second length shorter than the first length and extending from proximate to the first end 208 a of the lightly-doped n-channel 208 is formed in first portion 214. The p-type background region 218 is formed at or near the boundary between the first portion 214 of the lightly doped n-channel 208 and the substrate 202 below. To do this, p-type ions 220 are implanted into the substrate, as depicted by the arrows. The p-type ions, preferably in the form of beryllium or magnesium ions, are implanted at an energy of between approximately 30 KeV and 200 KeV, and so penetrate to a depth of between approximately 0.1 nm and 1.5 μm The p-type ions preferably are implanted at a dosage of between approximately 1E11/cm2 and 1E12/cm2, thereby forming the p-type background region 218, a “p-well”, in only the first region 214 of the n-channel 208. As seen in the figures, the p-type background region 218 extends along the first portion 214 in a direction parallel to the upper surface, at one end of the n-channel 208.
  • Next, using the same photoresist mask, a moderately doped n-[0015] type channel region 222 is formed in the first region 214 of the lightly doped n-channel 208, above the p-type background region 218. The moderately doped n-type channel region 222 has a third length which is substantially similar to the second length and extends from proximate to the first end 208 a of the lightly-doped n-channel 208. To form the channel region 222, n-type ions 224 are implanted into the first portion 214 of the lightly doped n-channel 208, as depicted by the arrows. The n-type ions, preferably in the form of silicon ions, are implanted at the substantially same energy as that used to create the lightly doped n-channel 208 and so penetrate to about the same depth, just above the p-type background region 218. The n-type ions preferably are implanted at a dosage of between approximately 1E12/cm2 and 5E12/cm2, thereby converting the original lightly doped n-channel 208 into a moderately doped n-channel region 222 in only the first region 214 of the n-channel 208. It should be noted here that one can reverse the order in which the p-type background region 218 and the moderately doped n-type channel regions 222 are formed, without substantially impacting the performance of the ultimate device. While FIG. 2b shows the regions 218 and 222 to be distinct and non-overlapping, it should be kept in mind that due to distribution of ion energies, the regions do not always have a crisp boundary, but rather somewhat merge together.
  • As seen in FIG. 2[0016] c, a third photoresist layer 230 is then placed over the resulting structure. The third photoresist layer substantially covers the first 214 and second 216 regions of the original lightly doped n-channel 208, and leaves exposed a pair of lateral areas 232 a, 232 b of the substrate on either side of the original n-channel 208. The lateral areas are situated over what will eventually become the source region 234 and the drain region 236. To convert the substrate below lateral areas 232 a, 232 b into the source 234 and drain 236 regions, n-type ions 238 are implanted into the regions of the substrate below the lateral areas 232 a, 232 b, as depicted by the arrows. This results in the formation of a source region 234 adjacent to one end of the moderately doped n-channel 222 and the p-type background region, and also results in the formation of a drain region 236 adjacent to an end of the lightly doped n-channel 208. The n-type ions, preferably in the form of silicon ions, are implanted at an energy of between approximately 50 KeV and 100 KeV, and so penetrate to a depth of between approximately 0.5 μm and 1.0 μm. Furthermore, the n-type ions preferably are implanted at a dosage of between approximately 5E12/cm2 and 1E13/cm2, thereby converting the substrate into highly doped n- type regions 234, 236. It should be noted here that while the source 234 and drain 236 regions preferably are formed in a single step, it may also be possible to form them in separate step, especially in the event that the two regions are to be differently doped, or have different depths.
  • As seen in FIG. 2[0017] d, source 242 and drain contacts 244, preferably made of germanium gold (GeAu), are formed over respective source 234 and 236 drain regions. In addition, a gate contact 246 is formed between the source and drain contacts. As is known to those skilled in the art, the gate contacts are typically formed from Ti/Pt/Au, or other refractory metal, such as Mo, W, TiW, and the like. Preferably, the gate contact 246 is positioned near the second end of the moderately doped n-channel 222 extending between the source and the gate; the gate contact may even straddle the boundary 248 between the channel 222 and the lightly doped n-channel 208 extending between the gate and the drain, or be positioned entirely above the lightly-doped n-channel adjacent to the boundary 248. Also, as seen in FIG. 2d, the gate is formed in a depression 250 created in the upper surface of the device, the depression having the effect of physically limiting the width of the channel below. While the source 242 and drain 244 contacts are preferably formed at the same time using a single photoresist mask, they may be made in separate steps. Furthermore, the gate contact 248 preferably is formed after the source and drain contacts are formed.
  • The final device has a conduction channel between the source and the drain which has a first doping profile between the source and the gate, and a second doping profile between the drain and the gate. More particularly, the MESFET of the present invention has p-type background region between the source and the gate, forming a p-well profile. The n-type channel implant dosage is reduced in the gate-drain region to form a lightly doped drain (LDD), as compared to the n-type channel implant dosage in the source-gate region. [0018]
  • The design of the present invention helps mitigate the p-n junction in the gate-drain region, while the LDD profile helps minimize the peak electric field intensity in the drain region. The LDD profile may also assist in increasing the gate-drain breakdown voltage, and alleviate the initiation of impact ionization, thereby mitigating the power transients caused by excessive hole trapping in the drain region. [0019]
  • In general, the P-well LDD GaAs MESFET design of the present invention does not severely degrade the device DC and RF performance, as compared to conventionally implanted GaAs MESFETs. This is because the channel current and the transconductance of a GaAs MESFET are mainly determined by the doping profiles in the source-gate region, where it is the same for both the P-well LDD GaAs MESFET of the present invention and the conventional MESFET. Furthermore, in normal amplifier operation, the electrons travel at saturation velocity in the gate-drain region and so the LDD doping profile generally does not negatively affect the channel electron transport process. [0020]
  • Also, although the final MESFET is an n-channel semiconductor device, this is not intended as a limitation of the present invention and as those skilled in the art will appreciate, a P-channel semiconductor device may be achieved by converting P-type regions to N-type regions, and vice versa. [0021]
  • Finally, while the above invention has been described with reference to certain preferred embodiments, it should be kept in mind that the scope of the present invention is not limited to these. One skilled in the art may find variations of these preferred embodiments which, nevertheless, fall within the spirit of the present invention, whose scope is defined by the claims set forth below. [0022]

Claims (7)

What is claimed is:
1. A metal-semiconductor field effect transistor (MESFET) comprising:
a substrate;
a source region formed in the substrate and having a source electrode;
a drain region formed in the substrate and having a drain electrode;
a conduction channel formed in the substrate between the source region and the drain region; and
a gate electrode positioned between the source region and the drain region, the gate electrode also being above the conduction channel; wherein
the conduction channel has a first doping profile in a first portion thereof between the source region and the gate electrode, and a second doping profile in a second portion thereof between the gate electrode and the drain region.
2. The MESFET according to claim 1, wherein:
a p-type background region is implanted in the substrate beneath the first portion, but not beneath the second portion.
3. The MESFET according to claim 2, wherein the first portion is doped with n-type ions.
4. The MESFET according to claim 3, wherein the first portion is more heavily doped than the second portion.
5. The MESFET according to claim 1, wherein:
the p-type background region merges with the first portion.
6. The MESFET according to claim 1, wherein the first portion is more heavily doped than the second portion.
7. The MESFET according to claim 1, wherein the substrate is formed from GaAs.
US10/237,596 2001-06-04 2002-09-10 GaAs MESFET having LDD and non-uniform P-well doping profiles Abandoned US20030017660A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/237,596 US20030017660A1 (en) 2001-06-04 2002-09-10 GaAs MESFET having LDD and non-uniform P-well doping profiles

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/871,740 US6458640B1 (en) 2001-06-04 2001-06-04 GaAs MESFET having LDD and non-uniform P-well doping profiles
US10/237,596 US20030017660A1 (en) 2001-06-04 2002-09-10 GaAs MESFET having LDD and non-uniform P-well doping profiles

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/871,740 Division US6458640B1 (en) 2001-06-04 2001-06-04 GaAs MESFET having LDD and non-uniform P-well doping profiles

Publications (1)

Publication Number Publication Date
US20030017660A1 true US20030017660A1 (en) 2003-01-23

Family

ID=25358024

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/871,740 Expired - Lifetime US6458640B1 (en) 2001-06-04 2001-06-04 GaAs MESFET having LDD and non-uniform P-well doping profiles
US10/237,596 Abandoned US20030017660A1 (en) 2001-06-04 2002-09-10 GaAs MESFET having LDD and non-uniform P-well doping profiles

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/871,740 Expired - Lifetime US6458640B1 (en) 2001-06-04 2001-06-04 GaAs MESFET having LDD and non-uniform P-well doping profiles

Country Status (1)

Country Link
US (2) US6458640B1 (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030075719A1 (en) * 2001-10-24 2003-04-24 Saptharishi Sriram Delta doped silicon carbide metal-semiconductor field effect transistors and methods of fabricating delta doped silicon carbide metal-semiconductor field effect transistors having a gate disposed in a double recess structure
US20040099888A1 (en) * 2002-11-26 2004-05-27 Saptharishi Sriram Transistors having buried p-type layers beneath the source region
US20040159865A1 (en) * 2000-05-10 2004-08-19 Allen Scott T. Methods of fabricating silicon carbide metal-semiconductor field effect transistors
US20060091606A1 (en) * 2004-10-28 2006-05-04 Gary Paugh Magnetic building game
US20060091498A1 (en) * 2004-10-29 2006-05-04 Saptharishi Sriram Asymetric layout structures for transistors and methods of fabricating the same
US20060091430A1 (en) * 2004-10-29 2006-05-04 Saptharishi Sriram Metal-semiconductor field effect transistors (MESFETs) having drains coupled to the substrate and methods of fabricating the same
US20060125001A1 (en) * 2004-12-15 2006-06-15 Saptharishi Sriram Transistors having buried N-type and P-type regions beneath the source region and methods of fabricating the same
US20060284261A1 (en) * 2005-06-21 2006-12-21 Saptharishi Sriram Semiconductor devices having varying electrode widths to provide non-uniform gate pitches and related methods
US20070120168A1 (en) * 2005-11-29 2007-05-31 Cree, Inc. Metal semiconductor field effect transistors (MESFETS) having channels of varying thicknesses and related methods
US20070138515A1 (en) * 2005-12-19 2007-06-21 M/A-Com, Inc. Dual field plate MESFET
US20070155072A1 (en) * 2006-01-05 2007-07-05 M/A-Com, Inc. Method for fabricating a MESFET
US20070284360A1 (en) * 2001-12-20 2007-12-13 Stmicroelectronics Inc. Heating element for microfluidic and micromechanical applications
US20080079036A1 (en) * 2006-09-28 2008-04-03 Cree, Inc. Transistors having buried p-type layers coupled to the gate and methods of fabricating the same

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6929987B2 (en) * 2003-12-23 2005-08-16 Hrl Laboratories, Llc Microelectronic device fabrication method
JP2013131650A (en) * 2011-12-21 2013-07-04 Fujitsu Ltd Semiconductor device and method of manufacturing the same

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4452646A (en) * 1981-09-28 1984-06-05 Mcdonnell Douglas Corporation Method of making planar III-V compound device by ion implantation
US4855246A (en) 1984-08-27 1989-08-08 International Business Machines Corporation Fabrication of a gaas short channel lightly doped drain mesfet
JPS61256675A (en) * 1985-05-09 1986-11-14 Sumitomo Electric Ind Ltd Manufacture of schottky gate field effect transistor
US5256996A (en) 1987-10-06 1993-10-26 The Board Of Trustees Of The Leland Stanford, Junior University Integrated coplanar strip nonlinear transmission line
US5014018A (en) 1987-10-06 1991-05-07 Stanford University Nonlinear transmission line for generation of picosecond electrical transients
US4963501A (en) 1989-09-25 1990-10-16 Rockwell International Corporation Method of fabricating semiconductor devices with sub-micron linewidths
JPH0817184B2 (en) 1989-11-08 1996-02-21 三菱電機株式会社 Method for manufacturing compound semiconductor device
JPH0547798A (en) * 1991-01-31 1993-02-26 Texas Instr Inc <Ti> Gaas fet with resistive a1gaas
KR940007668B1 (en) * 1991-12-26 1994-08-22 재단법인 한국전자통신연구소 Manufacturing method of gaas mesfet
US5254492A (en) * 1992-11-10 1993-10-19 Texas Instruments Incorporated Method of fabricating an integrated circuit for providing low-noise and high-power microwave operation
US5406096A (en) 1993-02-22 1995-04-11 Texas Instruments Incorporated Device and method for high performance high voltage operation
US5349225A (en) 1993-04-12 1994-09-20 Texas Instruments Incorporated Field effect transistor with a lightly doped drain
US5578512A (en) 1993-09-07 1996-11-26 Industrial Technology Research Institute Power MESFET structure and fabrication process with high breakdown voltage and enhanced source to drain current
US5536666A (en) * 1994-06-03 1996-07-16 Itt Corporation Method for fabricating a planar ion-implanted GaAs MESFET with improved open-channel burnout characteristics
KR0135024B1 (en) * 1994-11-15 1998-04-20 Korea Electronics Telecomm Fabrication method of self-aligned t-gare gaas metal semiconductor field effect transistor
KR0161201B1 (en) * 1995-10-23 1998-12-01 양승택 Production method for ion-implanted mosfet comprising self-aligned lightly doped drain structure and t-gat
US5804849A (en) 1996-05-13 1998-09-08 Motorola, Inc. Compound semiconductor device and method of manufacture
US5942773A (en) 1996-06-04 1999-08-24 Fujitsu Limited Field effect transistor with reduced delay variation
US5869364A (en) * 1996-07-22 1999-02-09 The United States Of America As Represented By The Secretary Of The Air Force Single layer integrated metal process for metal semiconductor field effect transistor (MESFET)
JPH10322147A (en) 1996-10-04 1998-12-04 Toshiba Corp High-frequency power amplifier and mobile communication device using the same
JP3377022B2 (en) * 1997-01-23 2003-02-17 日本電信電話株式会社 Method of manufacturing heterojunction field effect transistor
US6127272A (en) * 1998-01-26 2000-10-03 Motorola, Inc. Method of electron beam lithography on very high resistivity substrates
JP2000150535A (en) * 1998-11-09 2000-05-30 Fujitsu Quantum Device Kk Field effect transistor and manufacture thereof
AU2753800A (en) * 1999-02-05 2000-08-25 Wrair Walter Reed Army Institute Of Research Method of diagnosing of exposure to toxic agents by measuring distinct pattern in the levels of expression of specific genes

Cited By (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7067361B2 (en) 2000-05-10 2006-06-27 Cree, Inc. Methods of fabricating silicon carbide metal-semiconductor field effect transistors
US20040159865A1 (en) * 2000-05-10 2004-08-19 Allen Scott T. Methods of fabricating silicon carbide metal-semiconductor field effect transistors
US20030075719A1 (en) * 2001-10-24 2003-04-24 Saptharishi Sriram Delta doped silicon carbide metal-semiconductor field effect transistors and methods of fabricating delta doped silicon carbide metal-semiconductor field effect transistors having a gate disposed in a double recess structure
US20050023535A1 (en) * 2001-10-24 2005-02-03 Saptharishi Sriram Methods of fabricating delta doped silicon carbide metal-semiconductor field effect transistors having a gate disposed in a double recess structure
US6902964B2 (en) 2001-10-24 2005-06-07 Cree, Inc. Methods of fabricating delta doped silicon carbide metal-semiconductor field effect transistors having a gate disposed in a double recess structure
US6906350B2 (en) 2001-10-24 2005-06-14 Cree, Inc. Delta doped silicon carbide metal-semiconductor field effect transistors having a gate disposed in a double recess structure
US20070284360A1 (en) * 2001-12-20 2007-12-13 Stmicroelectronics Inc. Heating element for microfluidic and micromechanical applications
US9012810B2 (en) 2001-12-20 2015-04-21 Stmicroelectronics, Inc. Heating element for microfluidic and micromechanical applications
US6956239B2 (en) * 2002-11-26 2005-10-18 Cree, Inc. Transistors having buried p-type layers beneath the source region
US20050224809A1 (en) * 2002-11-26 2005-10-13 Saptharishi Sriram Transistors having buried p-type layers beneath the source region and methods of fabricating the same
US7297580B2 (en) 2002-11-26 2007-11-20 Cree, Inc. Methods of fabricating transistors having buried p-type layers beneath the source region
US20040099888A1 (en) * 2002-11-26 2004-05-27 Saptharishi Sriram Transistors having buried p-type layers beneath the source region
US20060091606A1 (en) * 2004-10-28 2006-05-04 Gary Paugh Magnetic building game
US20060091430A1 (en) * 2004-10-29 2006-05-04 Saptharishi Sriram Metal-semiconductor field effect transistors (MESFETs) having drains coupled to the substrate and methods of fabricating the same
US7265399B2 (en) 2004-10-29 2007-09-04 Cree, Inc. Asymetric layout structures for transistors and methods of fabricating the same
US7348612B2 (en) 2004-10-29 2008-03-25 Cree, Inc. Metal-semiconductor field effect transistors (MESFETs) having drains coupled to the substrate and methods of fabricating the same
US20060091498A1 (en) * 2004-10-29 2006-05-04 Saptharishi Sriram Asymetric layout structures for transistors and methods of fabricating the same
WO2006065324A3 (en) * 2004-12-15 2006-10-19 Cree Inc Transistors having buried n-type and p-type regions beneath the source region and methods of fabricating the same
WO2006065324A2 (en) * 2004-12-15 2006-06-22 Cree, Inc. Transistors having buried n-type and p-type regions beneath the source region and methods of fabricating the same
US20060125001A1 (en) * 2004-12-15 2006-06-15 Saptharishi Sriram Transistors having buried N-type and P-type regions beneath the source region and methods of fabricating the same
US7326962B2 (en) 2004-12-15 2008-02-05 Cree, Inc. Transistors having buried N-type and P-type regions beneath the source region and methods of fabricating the same
US20060284261A1 (en) * 2005-06-21 2006-12-21 Saptharishi Sriram Semiconductor devices having varying electrode widths to provide non-uniform gate pitches and related methods
US8203185B2 (en) 2005-06-21 2012-06-19 Cree, Inc. Semiconductor devices having varying electrode widths to provide non-uniform gate pitches and related methods
US20070120168A1 (en) * 2005-11-29 2007-05-31 Cree, Inc. Metal semiconductor field effect transistors (MESFETS) having channels of varying thicknesses and related methods
US7402844B2 (en) 2005-11-29 2008-07-22 Cree, Inc. Metal semiconductor field effect transistors (MESFETS) having channels of varying thicknesses and related methods
US20070138515A1 (en) * 2005-12-19 2007-06-21 M/A-Com, Inc. Dual field plate MESFET
US7485514B2 (en) * 2006-01-05 2009-02-03 Winslow Thomas A Method for fabricating a MESFET
US20070155072A1 (en) * 2006-01-05 2007-07-05 M/A-Com, Inc. Method for fabricating a MESFET
US20080079036A1 (en) * 2006-09-28 2008-04-03 Cree, Inc. Transistors having buried p-type layers coupled to the gate and methods of fabricating the same
US7646043B2 (en) 2006-09-28 2010-01-12 Cree, Inc. Transistors having buried p-type layers coupled to the gate
US20100072520A1 (en) * 2006-09-28 2010-03-25 Saptharishi Sriram Methods of Fabricating Transistors Having Buried P-Type Layers Coupled to the Gate
US7943972B2 (en) 2006-09-28 2011-05-17 Cree, Inc. Methods of fabricating transistors having buried P-type layers coupled to the gate

Also Published As

Publication number Publication date
US6458640B1 (en) 2002-10-01

Similar Documents

Publication Publication Date Title
US6768147B2 (en) Semiconductor device and method of fabricating the same
US5314834A (en) Field effect transistor having a gate dielectric with variable thickness
US6458640B1 (en) GaAs MESFET having LDD and non-uniform P-well doping profiles
US5093275A (en) Method for forming hot-carrier suppressed sub-micron MISFET device
US5012306A (en) Hot-carrier suppressed sub-micron MISFET device
US6507051B1 (en) Semiconductor integrated circuit device
US4613882A (en) Hybrid extended drain concept for reduced hot electron effect
JP4198339B2 (en) Compound semiconductor device
US4905061A (en) Schottky gate field effect transistor
US5804849A (en) Compound semiconductor device and method of manufacture
US4691433A (en) Hybrid extended drain concept for reduced hot electron effect
JP3127874B2 (en) Field effect transistor and method of manufacturing the same
US6429471B1 (en) Compound semiconductor field effect transistor and method for the fabrication thereof
EP0680092B1 (en) Elevated-gate field effect transistor structure and fabrication method
US5877047A (en) Lateral gate, vertical drift region transistor
US5141879A (en) Method of fabricating a FET having a high trap concentration interface layer
US5824575A (en) Semiconductor device and method of manufacturing the same
EP0113540A2 (en) Improvements in or relating to semiconductor devices, and methods of making same
EP0469768A1 (en) A substantially linear field effect transistor and method of making same
JP3335245B2 (en) Schottky junction type field effect transistor
US5693969A (en) MESFET having a termination layer in the channel layer
JP3653652B2 (en) Semiconductor device
JPH02134828A (en) Manufacture of schottky barrier junction gate type field effect transistor
JP2921930B2 (en) Field effect transistor, method of manufacturing the same, and semiconductor integrated circuit using the same
JPH06283553A (en) Field-effect transistor and manufacturing method thereof

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: II-VI OPTOELECTRONIC DEVICES, INC., NEW JERSEY

Free format text: CHANGE OF NAME;ASSIGNOR:ANADIGICS, INC.;REEL/FRAME:042381/0761

Effective date: 20160729

AS Assignment

Owner name: SKYWORKS SOLUTIONS, INC., MASSACHUSETTS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:II-VI OPTOELECTRONIC DEVICES, INC.;REEL/FRAME:042551/0708

Effective date: 20170308