US20030002325A1 - Current leakage reduction for loaded bit-lines in on-chip memory structures - Google Patents
Current leakage reduction for loaded bit-lines in on-chip memory structures Download PDFInfo
- Publication number
- US20030002325A1 US20030002325A1 US10/172,233 US17223302A US2003002325A1 US 20030002325 A1 US20030002325 A1 US 20030002325A1 US 17223302 A US17223302 A US 17223302A US 2003002325 A1 US2003002325 A1 US 2003002325A1
- Authority
- US
- United States
- Prior art keywords
- nmosfets
- voltage
- pass
- memory cell
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
Definitions
- Embodiments of the present invention relate to circuits, and more particularly, to memory circuits.
- Sub-threshold leakage current in MOSFETs may increase.
- Sub-threshold leakage current in a nMOSFET may occur when the gate-to-source voltage of the nMOSFET is less than its threshold voltage, V T .
- Sub-threshold leakage current may present design challenges for various on-chip memory structures, such as, for example, register files, CAMs (Content-Addressable-Memory), caches, SRAM (Static-Random-Access-Memory), and DRAM (Dynamic-RAM).
- FIG. 1 Shown in FIG. 1 is a portion of an on-chip SRAM, or cache memory. For simplicity, only four cells are indicated.
- the content of the stored data is read through complementary bit-lines 102 and 104 by sense amplifier 114 .
- the cells are accessed by bringing one of word lines 106 , 108 , 110 , and 112 HIGH.
- word line 106 is HIGH and word lines 108 , 110 , and 112 are LOW.
- access nMOSFETs 116 and 118 are turned ON, and the state of memory element 120 may be sensed by sense amplifier 114 via bit-lines 102 and 104 .
- the solid arrows nearby access nMOSFETs 116 and 118 indicate that conduction current flows through access nMOSFETs 116 and 118 to charge or discharge bit lines 102 and 104 .
- nMOSFETs 121 are OFF because their gate-to-source voltages are less than their threshold voltages. However, there may be sub-threshold leakage current, as indicated by the dashed arrows nearby nMOSFETs 121 .
- memory element 120 is such that node 122 is HIGH, and memory elements 124 are such that nodes 126 are HIGH. Assume that bit-lines 102 and 104 are pre-charged to HIGH. When memory cell 120 is read, memory cell 120 will keep bit-line 102 HIGH and will bring bit-line 104 from HIGH to LOW.
- FIG. 2 Shown in FIG. 2 is a portion of an on-chip register file.
- the state stored in memory element 202 is accessed by bringing read select line 204 HIGH so that pass nMOSFET 206 is ON, and keeping the other read select lines LOW.
- the state of memory element 202 is such that node 208 is LOW so that pass nMOSFET 210 is OFF.
- bit line 212 is pre-charged HIGH.
- bit-line 212 will not be discharged by conduction current.
- sub-threshold leakage current in memory structures may cause undesired voltage level changes in bit-lines, which may lead to incorrect read operations.
- One approach to mitigating this problem is to partition the bit-lines so as to reduce the number of memory cells connected to any one bit-line. However, this leads to an increase in the number of sense amplifiers, which increases die area and may reduce performance.
- FIG. 1 is a prior art on-chip memory SRAM or cache.
- FIG. 2 is a prior art on-chip register file.
- FIG. 3 is an embodiment of the present invention for one memory cell of an on-chip SRAM or cache employing high-V T access transistors.
- FIG. 4 is an embodiment of the present invention for one memory cell of an on-chip register file employing high-V T pass transistors.
- FIG. 5 is another embodiment of the present invention for one memory cell of an on-chip SRAM or cache employing a negative word line voltage for a no-read operation.
- FIG. 6 illustrates the word line voltage of the embodiment of FIG. 5 during a transition from a read operation to a no-read operation.
- FIG. 7 is an embodiment of the present invention for one memory cell of an on-chip register file employing a negative word line voltage for a no-read operation.
- FIG. 8 is an embodiment of the present invention for one memory cell of an on-chip SRAM or cache employing access transistors in a stacked configuration.
- FIG. 9 is an embodiment of the present invention for one memory cell of an on-chip register file employing pass transistors in a stacked configuration.
- Access nMOSFETs 308 are high-V T (high threshold voltage) nMOSFETs. That is, the threshold voltage for access nMOSFETs 308 is higher than the threshold voltage of other, lower threshold voltage transistors in the memory circuit, such as transistors in memory cell 302 , and lower than the supply voltage V cc . In some embodiments, the threshold voltage for access nMOSFETs 308 may be 80 mV to 300 mV higher than the other, lower threshold voltage transistors.
- the threshold voltage for nMOSFETs 308 may be such that its leakage current is substantially less, e.g., ten to one hundred times less, than leakage current in other, lower threshold voltage transistors, such as transistors in memory cell 302 .
- FIG. 4 Another embodiment utilizing high-V T nMOSFETs and larger sized drivers for an on-chip register file is shown in FIG. 4, where for simplicity only one memory cell 402 and one word line 404 are explicitly illustrated. Also shown in FIG. 4 is driver 406 for driving word line 404 . Pass nMOSFET 408 is a high-V T nMOSFET, and is sized larger to achieve the desired performance. Again, similar to the description of the embodiment of FIG.
- pass nMOSFET 408 is a high threshold voltage transistor in the sense that its threshold voltage is higher (e.g., 80 mV to 300 mV) than the threshold voltage of other, lower threshold voltage transistors, such as transistors in memory cell 402 , or is such that its leakage current is substantially less, e.g., ten to one hundred times less, than the leakage current through other, lower threshold voltage transistors, such as transistors in memory cell 402 .
- Driver 406 is sized larger in order to compensate for the increased gate capacitance of pass nMOSFET 408 .
- a negative voltage with respect to ground (substrate) is applied to the gate terminals of access or pass nMOSFETs not performing a read operation.
- the application of a negative voltage in this manner may significantly reduce leakage current.
- voltage generator provides a negative voltage to the gates of access nMOSFETs 504 when cell 506 is not being read.
- Voltage generator may be coupled to a memory controller, not shown, or to driver 508 so as to provide a negative voltage when cell 506 is not being read, and to provide an open circuit (very high impedance) to word line 510 when a read operation is being performed.
- Voltage generator 502 may be combined with driver 508 into a single functional unit.
- FIG. 6 The voltage transition of word line 510 when transitioning from a read operation to a no-read operation is illustrated in FIG. 6.
- the voltage of word line 510 is at V cc
- V nx negative voltage
- FIG. 6 is for illustrative purposes only, and the actual shape of the voltage curve may be different.
- a negative gate voltage during a no-read operation may lead to higher electric fields over the gate oxide of an access or pass nMOSFET than for the case in which a ground potential is applied to the gate terminals.
- some embodiments may employ thicker gate oxides for the pass or access nMOSFETs than that used for other nMOSFETs or processes.
- FIG. 7 Another embodiment employing negative gate voltages for a cell in an on-chip register file is shown in FIG. 7, where voltage generator 702 provides a negative voltage to the gate of pass nMOSFET 704 during a non-read operation.
- FIGS. 8 and 9 Two embodiments making use of this stack effect are shown in FIGS. 8 and 9.
- FIG. 8 one cell of an on-chip SRAM or cache is shown.
- Access nMOSFETs 802 and 804 are in a stack configuration, connected together serially with the source of one nMOSFET connected to the drain of the other nMOSFET.
- nMOSFETs 802 and 804 couple memory cell 806 to complementary bit-line 808 .
- nMOSFETs 810 and 812 are in a stack configuration, coupling memory cell 806 to bit-line 814 during a read operation.
- FIG. 9 shows one memory cell of an on-chip register file. Pass nMOSFETs 902 and 904 are in a stack configuration, so as to couple bit-line 906 to the drain of nMOSFET 908 during a read operation.
- Stacking nMOSFETs reduces their effective gain. This reduction may be mitigated by increasing the width-to-length ratio of the nMOSFETs.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
Embodiments of the present invention relate to memory circuits with heavily loaded bit-lines, and where either the effect of leakage current in the read access or pass transistors is reduced, or leakage current is reduced.
Description
- This patent application claims the benefit of and is a divisional of co-pending application Ser. No. 09/896,348, filed Jun. 28, 2001.
- Embodiments of the present invention relate to circuits, and more particularly, to memory circuits.
- As semiconductor process technology provides for smaller and smaller device size, sub-threshold leakage current in MOSFETs (Metal-Oxide-Semiconductor-Field-Effect-Transistor) may increase. Sub-threshold leakage current in a nMOSFET may occur when the gate-to-source voltage of the nMOSFET is less than its threshold voltage, VT. Sub-threshold leakage current may present design challenges for various on-chip memory structures, such as, for example, register files, CAMs (Content-Addressable-Memory), caches, SRAM (Static-Random-Access-Memory), and DRAM (Dynamic-RAM).
- Shown in FIG. 1 is a portion of an on-chip SRAM, or cache memory. For simplicity, only four cells are indicated. The content of the stored data is read through complementary bit-
lines sense amplifier 114. The cells are accessed by bringing one ofword lines word line 106 is HIGH andword lines word line 106, access nMOSFETs 116 and 118 are turned ON, and the state of memory element 120 may be sensed bysense amplifier 114 via bit-lines access nMOSFETs discharge bit lines - With
word lines nMOSFETs 121 are OFF because their gate-to-source voltages are less than their threshold voltages. However, there may be sub-threshold leakage current, as indicated by the dashed arrowsnearby nMOSFETs 121. In the particular embodiment of FIG. 1, assume that memory element 120 is such thatnode 122 is HIGH, andmemory elements 124 are such thatnodes 126 are HIGH. Assume that bit-lines line 102 HIGH and will bring bit-line 104 from HIGH to LOW. However, there will be contention with the sub-threshold leakage currents throughaccess nMOSFETs 121, which try to charge bit-line 104 and discharge bit-line 102, opposite the effect of the conduction current throughaccess nMOSFETs - Shown in FIG. 2 is a portion of an on-chip register file. The state stored in
memory element 202 is accessed by bringing readselect line 204 HIGH so that pass nMOSFET 206 is ON, and keeping the other read select lines LOW. Assume that the state ofmemory element 202 is such thatnode 208 is LOW so that pass nMOSFET 210 is OFF. Assume that bit line 212 is pre-charged HIGH. Then, with readselect line 204 brought HIGH, bit-line 212 will not be discharged by conduction current. However, there may be sub-threshold leakage current through pass nMOSFET 210 as indicated by the dashed arrow nearby nMOSFET 210. Assume also thatnodes 214 are HIGH. Then, with readselect lines 216 LOW, there may be sub-threshold leakage current flowing throughpass nMOSFETs 218. Consequently, the sub-threshold leakage currents depicted in FIG. 2 will tend to discharge bit-line 212, and may increase the noise margin, - As seen above, sub-threshold leakage current in memory structures may cause undesired voltage level changes in bit-lines, which may lead to incorrect read operations. One approach to mitigating this problem is to partition the bit-lines so as to reduce the number of memory cells connected to any one bit-line. However, this leads to an increase in the number of sense amplifiers, which increases die area and may reduce performance.
- FIG. 1 is a prior art on-chip memory SRAM or cache.
- FIG. 2 is a prior art on-chip register file.
- FIG. 3 is an embodiment of the present invention for one memory cell of an on-chip SRAM or cache employing high-VT access transistors.
- FIG. 4 is an embodiment of the present invention for one memory cell of an on-chip register file employing high-VT pass transistors.
- FIG. 5 is another embodiment of the present invention for one memory cell of an on-chip SRAM or cache employing a negative word line voltage for a no-read operation.
- FIG. 6 illustrates the word line voltage of the embodiment of FIG. 5 during a transition from a read operation to a no-read operation.
- FIG. 7 is an embodiment of the present invention for one memory cell of an on-chip register file employing a negative word line voltage for a no-read operation.
- FIG. 8 is an embodiment of the present invention for one memory cell of an on-chip SRAM or cache employing access transistors in a stacked configuration.
- FIG. 9 is an embodiment of the present invention for one memory cell of an on-chip register file employing pass transistors in a stacked configuration.
- A portion of a memory structure, such as an on-chip SRAM or cache, is shown in FIG. 3, where for simplicity one
memory cell 302 and oneword line 304 are explicitly illustrated. Also shown in FIG. 3 isdriver 306 for drivingword line 304. AccessnMOSFETs 308 are high-VT (high threshold voltage) nMOSFETs. That is, the threshold voltage foraccess nMOSFETs 308 is higher than the threshold voltage of other, lower threshold voltage transistors in the memory circuit, such as transistors inmemory cell 302, and lower than the supply voltage Vcc. In some embodiments, the threshold voltage foraccess nMOSFETs 308 may be 80 mV to 300 mV higher than the other, lower threshold voltage transistors. Or, the threshold voltage fornMOSFETs 308 may be such that its leakage current is substantially less, e.g., ten to one hundred times less, than leakage current in other, lower threshold voltage transistors, such as transistors inmemory cell 302. - It is found that using high-VT access nMOSFETs reduces sub-threshold leakage current. However, high-VT nMOSFETs have lower gain than nMOSFETs with lower threshold voltages. It has generally been believed that scaling up various device features to compensate for lower gain devices would not help to increase the overall circuit performance. However, the authors of these letters patent have found that the topology of memory structures is such that high threshold voltage nMOSFETs may be scaled larger in order to achieve higher performance, and the scaling up of pass or access nMOSFETs does not necessarily affect the performance of read operations. Scaling up the pass or access nMOSFETs increases their gate capacitance, which may be compensated for by increasing the size of the drivers that drive their gates. For example, in the embodiment of FIG. 3,
driver 306 is sized larger for high-VT nMOSFETs 308. - Another embodiment utilizing high-VT nMOSFETs and larger sized drivers for an on-chip register file is shown in FIG. 4, where for simplicity only one
memory cell 402 and oneword line 404 are explicitly illustrated. Also shown in FIG. 4 isdriver 406 for drivingword line 404. Pass nMOSFET 408 is a high-VT nMOSFET, and is sized larger to achieve the desired performance. Again, similar to the description of the embodiment of FIG. 3, pass nMOSFET 408 is a high threshold voltage transistor in the sense that its threshold voltage is higher (e.g., 80 mV to 300 mV) than the threshold voltage of other, lower threshold voltage transistors, such as transistors inmemory cell 402, or is such that its leakage current is substantially less, e.g., ten to one hundred times less, than the leakage current through other, lower threshold voltage transistors, such as transistors inmemory cell 402.Driver 406 is sized larger in order to compensate for the increased gate capacitance of pass nMOSFET 408. - For other embodiments, a negative voltage with respect to ground (substrate) is applied to the gate terminals of access or pass nMOSFETs not performing a read operation. The application of a negative voltage in this manner may significantly reduce leakage current. For example, in FIG. 5, voltage generator provides a negative voltage to the gates of
access nMOSFETs 504 whencell 506 is not being read. Voltage generator may be coupled to a memory controller, not shown, or to driver 508 so as to provide a negative voltage whencell 506 is not being read, and to provide an open circuit (very high impedance) toword line 510 when a read operation is being performed.Voltage generator 502 may be combined with driver 508 into a single functional unit. - The voltage transition of
word line 510 when transitioning from a read operation to a no-read operation is illustrated in FIG. 6. When in a read operation, the voltage ofword line 510 is at Vcc, whereas when transitioning from a read operation to a no-read operation, the voltage transitions from Vcc to negative voltage Vnx, as illustrated in FIG. 6. It should be appreciated that FIG. 6 is for illustrative purposes only, and the actual shape of the voltage curve may be different. - The use of a negative gate voltage during a no-read operation may lead to higher electric fields over the gate oxide of an access or pass nMOSFET than for the case in which a ground potential is applied to the gate terminals. To help mitigate possible reliability issues due to these higher electric fields, some embodiments may employ thicker gate oxides for the pass or access nMOSFETs than that used for other nMOSFETs or processes.
- Another embodiment employing negative gate voltages for a cell in an on-chip register file is shown in FIG. 7, where
voltage generator 702 provides a negative voltage to the gate ofpass nMOSFET 704 during a non-read operation. - For other embodiments, use is made of the observation that leakage current through two equally sized nMOSFETs in a stack configuration is significantly less than leakage current through only one nMOSFET not in a stack configuration. Two embodiments making use of this stack effect are shown in FIGS. 8 and 9. In FIG. 8, one cell of an on-chip SRAM or cache is shown. Access nMOSFETs802 and 804 are in a stack configuration, connected together serially with the source of one nMOSFET connected to the drain of the other nMOSFET. (Which particular terminal of a MOSFET is the source or drain depends upon the direction of conduction current through the MOSFET.) During a read operation, the stack comprising nMOSFETs 802 and 804
couple memory cell 806 to complementary bit-line 808. Similarly,nMOSFETs coupling memory cell 806 to bit-line 814 during a read operation. - FIG. 9 shows one memory cell of an on-chip register file.
Pass nMOSFETs nMOSFET 908 during a read operation. - Stacking nMOSFETs reduces their effective gain. This reduction may be mitigated by increasing the width-to-length ratio of the nMOSFETs.
- Described herein are specific embodiments of the present invention. However, many other embodiments may be realized without departing from the scope of the invention as claimed below.
Claims (2)
1. A memory comprising:
a memory cell;
a first pass nMOSFET having a gate connected to the memory cell, and having a drain;
a word line;
a second pass nMOSFET having a source connected to the drain of the first pass nMOSFET, and having a gate connected to the word line;
a substrate connected to the second pass nMOSFET, the substrate having a ground voltage; and
a voltage generator to drive the word line to a voltage negative with respect to the ground voltage.
2. A method to reduce leakage current in a memory, the memory comprising a memory cell coupled to first and second pass nMOSFETs to read the memory cell, the gate of the second pass nMOSFET connected to a word line, the method comprising:
providing a ground voltage to a substrate connected to the first and second pass nMOSFETs; and
driving the word line to a negative voltage with respect to the ground voltage when the memory cell is not being read.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/172,233 US6510077B1 (en) | 2001-06-28 | 2002-06-13 | Current leakage reduction for loaded bit-lines in on-chip memory structures |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/896,348 US6493254B1 (en) | 2001-06-28 | 2001-06-28 | Current leakage reduction for loaded bit-lines in on-chip memory structures |
US10/172,233 US6510077B1 (en) | 2001-06-28 | 2002-06-13 | Current leakage reduction for loaded bit-lines in on-chip memory structures |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/896,348 Division US6493254B1 (en) | 2001-06-28 | 2001-06-28 | Current leakage reduction for loaded bit-lines in on-chip memory structures |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030002325A1 true US20030002325A1 (en) | 2003-01-02 |
US6510077B1 US6510077B1 (en) | 2003-01-21 |
Family
ID=25406050
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/896,348 Expired - Fee Related US6493254B1 (en) | 2001-06-28 | 2001-06-28 | Current leakage reduction for loaded bit-lines in on-chip memory structures |
US10/172,234 Abandoned US20030002326A1 (en) | 2001-06-28 | 2002-06-13 | Current leakage reduction for loaded bit-lines in on-chip memory structures |
US10/172,107 Expired - Fee Related US6519178B2 (en) | 2001-06-28 | 2002-06-13 | Current leakage reduction for loaded bit-lines in on-chip memory structures |
US10/172,277 Expired - Lifetime US6614680B2 (en) | 2001-06-28 | 2002-06-13 | Current leakage reduction for loaded bit-lines in on-chip memory structures |
US10/172,106 Expired - Lifetime US6590801B2 (en) | 2001-06-28 | 2002-06-13 | Current leakage reduction for loaded bit-lines in on-chip memory structures |
US10/172,233 Expired - Lifetime US6510077B1 (en) | 2001-06-28 | 2002-06-13 | Current leakage reduction for loaded bit-lines in on-chip memory structures |
Family Applications Before (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/896,348 Expired - Fee Related US6493254B1 (en) | 2001-06-28 | 2001-06-28 | Current leakage reduction for loaded bit-lines in on-chip memory structures |
US10/172,234 Abandoned US20030002326A1 (en) | 2001-06-28 | 2002-06-13 | Current leakage reduction for loaded bit-lines in on-chip memory structures |
US10/172,107 Expired - Fee Related US6519178B2 (en) | 2001-06-28 | 2002-06-13 | Current leakage reduction for loaded bit-lines in on-chip memory structures |
US10/172,277 Expired - Lifetime US6614680B2 (en) | 2001-06-28 | 2002-06-13 | Current leakage reduction for loaded bit-lines in on-chip memory structures |
US10/172,106 Expired - Lifetime US6590801B2 (en) | 2001-06-28 | 2002-06-13 | Current leakage reduction for loaded bit-lines in on-chip memory structures |
Country Status (1)
Country | Link |
---|---|
US (6) | US6493254B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10188779B1 (en) | 2017-11-29 | 2019-01-29 | CorWave SA | Implantable pump system having an undulating membrane with improved hydraulic performance |
US10398821B2 (en) | 2016-04-11 | 2019-09-03 | CorWave SA | Implantable pump system having an undulating membrane |
US10799625B2 (en) | 2019-03-15 | 2020-10-13 | CorWave SA | Systems and methods for controlling an implantable blood pump |
US10933181B2 (en) | 2017-03-31 | 2021-03-02 | CorWave SA | Implantable pump system having a rectangular membrane |
US11097091B2 (en) | 2016-04-11 | 2021-08-24 | CorWave SA | Implantable pump system having a coaxial ventricular cannula |
US11191946B2 (en) | 2020-03-06 | 2021-12-07 | CorWave SA | Implantable blood pumps comprising a linear bearing |
US11512689B2 (en) | 2017-11-10 | 2022-11-29 | CorWave SA | Undulating-membrane fluid circulator |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6712486B1 (en) | 1999-10-19 | 2004-03-30 | Permlight Products, Inc. | Mounting arrangement for light emitting diodes |
US6853574B2 (en) * | 2002-12-27 | 2005-02-08 | Texas Instruments Incorporated | Reducing leakage current in circuits implemented using CMOS transistors |
US7917468B2 (en) * | 2005-08-01 | 2011-03-29 | Seven Networks, Inc. | Linking of personal information management data |
US7016239B2 (en) * | 2003-09-30 | 2006-03-21 | Intel Corporation | Leakage tolerant register file |
US7362621B2 (en) * | 2003-09-30 | 2008-04-22 | Intel Corporation | Register file with a selectable keeper circuit |
US7002855B2 (en) * | 2003-09-30 | 2006-02-21 | Intel Corporation | Leakage tolerant register file |
US7281094B2 (en) * | 2005-01-25 | 2007-10-09 | Via Technologies, Inc. | Balanced bitcell for a multi-port register file |
US8690911B2 (en) * | 2009-01-08 | 2014-04-08 | Coherex Medical, Inc. | Medical device for modification of left atrial appendage and related systems and methods |
US8362806B2 (en) * | 2009-06-26 | 2013-01-29 | Intel Corporation | Keeper circuit |
US9936941B2 (en) | 2012-02-07 | 2018-04-10 | Arthrocare Corporation | Surgical instrument for manipulating and passing suture |
DE102015002677B3 (en) * | 2015-03-04 | 2016-05-19 | Nils Bühring | Exercise device arrangement for improving ball control |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2837682B2 (en) * | 1989-01-13 | 1998-12-16 | 株式会社日立製作所 | Semiconductor storage device |
US5222039A (en) * | 1990-11-28 | 1993-06-22 | Thunderbird Technologies, Inc. | Static random access memory (SRAM) including Fermi-threshold field effect transistors |
JP3285442B2 (en) * | 1993-12-13 | 2002-05-27 | 株式会社日立製作所 | Memory device |
JP3085073B2 (en) * | 1994-01-24 | 2000-09-04 | 富士通株式会社 | Static RAM |
US5471421A (en) * | 1994-12-16 | 1995-11-28 | Sun Microsystems, Inc. | Storage cell using low powered/low threshold CMOS pass transistors having reduced charge leakage |
EP0722171B1 (en) * | 1995-01-12 | 2001-09-26 | Intergraph Corporation | Register file with bypass capability |
US5477489A (en) * | 1995-03-20 | 1995-12-19 | Exponential Technology, Inc. | High-stability CMOS multi-port register file memory cell with column isolation and current-mirror row line driver |
US5790452A (en) * | 1996-05-02 | 1998-08-04 | Integrated Device Technology, Inc. | Memory cell having asymmetrical source/drain pass transistors and method for operating same |
KR100255519B1 (en) * | 1997-05-08 | 2000-05-01 | 김영환 | Stable data latch for sram and method thereof |
JP3085455B2 (en) * | 1997-06-25 | 2000-09-11 | 日本電気株式会社 | Static RAM |
US6005794A (en) * | 1997-06-27 | 1999-12-21 | Texas Instruments Incorporated | Static memory with low power write port |
JP2001014858A (en) * | 1999-06-29 | 2001-01-19 | Toshiba Corp | Memory device and coupling noise eliminating device |
TW525185B (en) * | 2000-03-30 | 2003-03-21 | Matsushita Electric Ind Co Ltd | Semiconductor memory device having normal and standby modes, semiconductor integrated circuit and mobile electronic unit |
US6307805B1 (en) * | 2000-12-21 | 2001-10-23 | International Business Machines Corporation | High performance semiconductor memory device with low power consumption |
-
2001
- 2001-06-28 US US09/896,348 patent/US6493254B1/en not_active Expired - Fee Related
-
2002
- 2002-06-13 US US10/172,234 patent/US20030002326A1/en not_active Abandoned
- 2002-06-13 US US10/172,107 patent/US6519178B2/en not_active Expired - Fee Related
- 2002-06-13 US US10/172,277 patent/US6614680B2/en not_active Expired - Lifetime
- 2002-06-13 US US10/172,106 patent/US6590801B2/en not_active Expired - Lifetime
- 2002-06-13 US US10/172,233 patent/US6510077B1/en not_active Expired - Lifetime
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10398821B2 (en) | 2016-04-11 | 2019-09-03 | CorWave SA | Implantable pump system having an undulating membrane |
US11097091B2 (en) | 2016-04-11 | 2021-08-24 | CorWave SA | Implantable pump system having a coaxial ventricular cannula |
US11298522B2 (en) | 2016-04-11 | 2022-04-12 | CorWave SA | Implantable pump system having an undulating membrane |
US11712554B2 (en) | 2016-04-11 | 2023-08-01 | CorWave SA | Implantable pump system having a coaxial ventricular cannula |
US10933181B2 (en) | 2017-03-31 | 2021-03-02 | CorWave SA | Implantable pump system having a rectangular membrane |
US11623077B2 (en) | 2017-03-31 | 2023-04-11 | CorWave SA | Implantable pump system having a rectangular membrane |
US11512689B2 (en) | 2017-11-10 | 2022-11-29 | CorWave SA | Undulating-membrane fluid circulator |
US10188779B1 (en) | 2017-11-29 | 2019-01-29 | CorWave SA | Implantable pump system having an undulating membrane with improved hydraulic performance |
US11446480B2 (en) | 2017-11-29 | 2022-09-20 | CorWave SA | Implantable pump system having an undulating membrane with improved hydraulic performance |
US10799625B2 (en) | 2019-03-15 | 2020-10-13 | CorWave SA | Systems and methods for controlling an implantable blood pump |
US11191946B2 (en) | 2020-03-06 | 2021-12-07 | CorWave SA | Implantable blood pumps comprising a linear bearing |
Also Published As
Publication number | Publication date |
---|---|
US6614680B2 (en) | 2003-09-02 |
US20030002327A1 (en) | 2003-01-02 |
US20030002324A1 (en) | 2003-01-02 |
US20030002323A1 (en) | 2003-01-02 |
US6590801B2 (en) | 2003-07-08 |
US20030002326A1 (en) | 2003-01-02 |
US6493254B1 (en) | 2002-12-10 |
US20030002322A1 (en) | 2003-01-02 |
US6510077B1 (en) | 2003-01-21 |
US6519178B2 (en) | 2003-02-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6510077B1 (en) | Current leakage reduction for loaded bit-lines in on-chip memory structures | |
US7633315B2 (en) | Semiconductor integrated circuit device | |
US6724655B2 (en) | Memory cell using negative differential resistance field effect transistors | |
US6363006B2 (en) | Asymmetric RAM cell | |
US8681577B2 (en) | Semiconductor memory integrated device having a precharge circuit with thin-film transistors gated by a voltage higher than a power supply voltage | |
US11810635B2 (en) | Sense amplifier for coupling effect reduction | |
US7200053B2 (en) | Level shifter for low voltage operation | |
US9659607B2 (en) | Sense amplifier circuit and semiconductor memory device | |
US7382177B2 (en) | Voltage charge pump and method of operating the same | |
US7098472B2 (en) | Negative differential resistance (NDR) elements and memory device using the same | |
JPH0516119B2 (en) | ||
US5886921A (en) | Static random access memory cell having graded channel metal oxide semiconductor transistors and method of operation | |
US6850093B1 (en) | Circuit and method for improving noise tolerance in multi-threaded memory circuits | |
JPH117776A (en) | Semiconductor memory device | |
KR0170694B1 (en) | Sense amplifier pull-down driving circuit of semiconductor memory device | |
JP3061875B2 (en) | Static semiconductor memory device | |
JP2002074982A (en) | Integrated circuit device | |
KR19980057381A (en) | Semiconductor memory device reduces leakage current through well potential control of memory cell |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |