US11557896B1 - Electrostatic discharge protection circuit - Google Patents

Electrostatic discharge protection circuit Download PDF

Info

Publication number
US11557896B1
US11557896B1 US17/411,020 US202117411020A US11557896B1 US 11557896 B1 US11557896 B1 US 11557896B1 US 202117411020 A US202117411020 A US 202117411020A US 11557896 B1 US11557896 B1 US 11557896B1
Authority
US
United States
Prior art keywords
transistor
electrostatic discharge
power rail
protection circuit
resistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US17/411,020
Inventor
Nai Sheng Wu
Chao-Lung Wang
Chia-Lung Lin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Winbond Electronics Corp
Original Assignee
Winbond Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Winbond Electronics Corp filed Critical Winbond Electronics Corp
Priority to US17/411,020 priority Critical patent/US11557896B1/en
Assigned to WINBOND ELECTRONICS CORP. reassignment WINBOND ELECTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LIN, CHIA-LUNG, WANG, CHAO-LUNG, WU, NAI SHENG
Application granted granted Critical
Publication of US11557896B1 publication Critical patent/US11557896B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
    • H02H9/04—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage
    • H02H9/045—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage adapted to a particular application and not provided for elsewhere
    • H02H9/046—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage adapted to a particular application and not provided for elsewhere responsive to excess voltage appearing at terminals of integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection

Definitions

  • the disclosure relates to an electrostatic discharge protection circuit, and in particular to an electrostatic discharge protection circuit that may improve conduction efficiency of an electrostatic discharge transistor.
  • an electrostatic discharge protection circuit is usually added to the integrated circuit to provide a dissipating path for an electrostatic discharge current and prevent circuit elements from being damaged.
  • a power clamp circuit is often disposed between power rails as the electrostatic discharge protection circuit.
  • the disclosure provides an electrostatic discharge protection circuit, which may improve conduction efficiency of an electrostatic discharge transistor with limited layout area.
  • the electrostatic discharge protection circuit of the disclosure includes a first resistor, a first transistor, a second resistor, and a second transistor.
  • the first resistor has a first end coupled to a first power rail.
  • the first transistor has a first end coupled to the first power rail, and a control end of the first transistor is coupled to a second end of the first resistor.
  • the second resistor is coupled between a second end of the first transistor and a second power rail.
  • the second transistor has a first end coupled to the first power rail, a control end of the second transistor is coupled to the second end of the first transistor, and a second end of the second transistor is coupled to the second power rail.
  • the electrostatic discharge protection circuit of the disclosure conducts the first transistor through a delay effect of the first resistor and conducts the second transistor through an electrostatic discharge current dissipated by the first transistor in conjunction with the second resistor.
  • the second transistor as an electrostatic discharge transistor may be effectively conducted.
  • performance of the electrostatic discharge protection circuit may be effectively improved.
  • FIG. 1 is a schematic view of an electrostatic discharge protection circuit according to an embodiment of the disclosure.
  • FIG. 2 is a schematic view of an electrostatic discharge protection circuit according to another embodiment of the disclosure.
  • FIG. 3 and FIG. 4 respectively illustrate a node voltage waveform and a node current waveform of an electrostatic discharge protection circuit 100 in an electrostatic discharge phenomenon according to the embodiment of FIG. 1 of the disclosure.
  • FIG. 5 is a schematic disposition diagram of a layout region of the electrostatic discharge protection circuit according to the embodiments of the disclosure.
  • an electrostatic discharge protection circuit 100 includes resistors Rp and Rn as well as transistors Mp and Mn.
  • the resistors Rp, Rn, and the transistor Mp constitute a trigger circuit
  • the transistor Mn serves as a main element of electrostatic discharge.
  • a first end of the resistor Rp is coupled to a power rail PWL 1
  • a second end of the resistor Rp is coupled to a node N 02 and is coupled to a control end of the transistor Mp.
  • a first end of the transistor Mp is coupled to the power rail PWL 1
  • a second end of the transistor Mp is coupled to a node N 01 and a first end of the resistor Rn.
  • the resistor Rn is coupled between the second end of the transistor Mp and a power rail PWL 2 .
  • a first end of the transistor Mn is coupled to the power rail PWL 1
  • a second end of the transistor Mn is coupled to the power rail PWL 2
  • a control end of the transistor Mn is coupled to the node N 01 .
  • the power rail PWL 1 is for receiving an operation power VDD
  • the power rail PWL 2 is for receiving a ground power VSS.
  • the transistor Mp is a P-type transistor
  • the transistor Mn may be an N-type transistor.
  • a normal operation mode when an integrated circuit to which the electrostatic discharge protection circuit 100 belongs is normally supplied with the operation power VDD, the transistors Mp and Mn are both turned off. At this time, the electrostatic discharge protection circuit 100 remains closed, which does not affect the normal operation of the integrated circuit.
  • the power rail PWL 1 when an electrostatic discharge phenomenon occurs in the power rail PWL 1 (the power rail PWL 2 at this time receives the ground power VSS), the power rail PWL 1 is applied with a fast-rising positive pulse. At this time, the resistor Rp may be used to delay the speed at which the voltage on the control end (the node N 02 ) of the transistor Mp rises.
  • the conducted transistor Mp may dissipate a first electrostatic discharge current, which is a part generated by the electrostatic discharge phenomenon.
  • the first electrostatic discharge current dissipated by the transistor Mp may flow through the resistor Rn.
  • the resistor Rn may increase the voltage on the node N 01 according to the first electrostatic discharge current and generate a voltage difference between the node N 01 and the power rail PWL 2 . This voltage difference is applied between the control end and the second end of the transistor Mn for conducting the transistor Mn.
  • the conducted transistor Mn may form a current dissipating path between the power rails PWL 1 and PWL 2 for dissipating a second electrostatic discharge current, which is another part generated by the electrostatic discharge phenomenon.
  • a channel width-to-length ratio of the transistor Mn may be greater than a channel width-to-length ratio of the transistor Mp, and the first electrostatic discharge current is less than the second electrostatic discharge current.
  • the channel width-to-length ratio of the transistor Mn may be approximately 8 times the channel width-to-length ratio of the transistor Mp.
  • the resistor Rn may be tens of ohms, and the resistor Rp may be hundreds of kiloohms.
  • the above values are only for reference.
  • the electrical parameters of the transistor Mn, the transistor Mp, the resistor Rp, and the resistor Rn may be adjusted according to actual conditions and are not subject to certain limitations.
  • the electrostatic discharge protection circuit 100 of this embodiment may dissipate part of the electrostatic discharge current by conducting the transistor Mp and increase the voltage of the node N 01 in correspondence with the electrostatic discharge current to rapidly conduct the transistor Mn and complete the dissipation of the electrostatic discharge current.
  • the conduction efficiency of the electrostatic discharge protection circuit 100 of this embodiment is significantly improved, and the effect of electrostatic discharge protection may also be enhanced at the same time.
  • an electrostatic discharge protection circuit 200 includes the resistors Rp and Rn as well as the transistors Mn and Mp.
  • the resistors Rp, Rn, and the transistor Mn constitute a trigger circuit
  • the transistor Mp serves as a main element of electrostatic discharge.
  • the first end of the resistor Rn is coupled to the power rail PWL 1
  • the second end of the resistor Rn is coupled to the node N 02 and is coupled to the control end of the transistor Mn.
  • the first end of the transistor Mp is coupled to the power rail PWL 1
  • the second end of the transistor Mn is coupled to the node N 01 and is coupled to the first end of the resistor Rp.
  • the resistor Rp is coupled between the second end of the transistor Mn and the power rail PWL 2 .
  • the first end of the transistor Mp is coupled to the power rail PWL 1
  • the second end of the transistor Mp is coupled to the power rail PWL 2
  • the control end of the transistor Mp is coupled to the node N 01 .
  • the power rail PWL 1 is for receiving the ground power VSS
  • the power rail PWL 2 is for receiving the operation power VDD.
  • the transistor Mn is an N-type transistor
  • the transistor Mp may be a P-type transistor.
  • the non-electrostatic discharge mode when an integrated circuit to which the electrostatic discharge protection circuit 200 belongs is normally supplied with the operation power VDD, the transistors Mp and Mn are both turned off. At this time, the electrostatic discharge protection circuit 200 remains closed, which does not affect the normal operation of the integrated circuit.
  • the electrostatic discharge mode when an electrostatic discharge phenomenon occurs in the power rail PWL 1 (the power rail PWL 2 at this time receives the ground power VSS), the power rail PWL 1 is applied with a fast-rising positive pulse. At this time, the resistor Rn may be used to delay the speed at which the voltage on the control end (the node N 02 ) of the transistor Mn rises.
  • the conducted transistor Mn may dissipate the first electrostatic discharge current, which is a part generated by the electrostatic discharge phenomenon.
  • the first electrostatic discharge current dissipated by the transistor Mn may flow through the resistor Rp.
  • the resistor Rp may generate a voltage difference between the node N 01 and the power rail PWL 2 according to the first electrostatic discharge current. This voltage difference may decrease the voltage of the control end of the transistor Mp and conduct the transistor Mp.
  • the conducted transistor Mp may form a current dissipating path between the power rails PWL 1 and PWL 2 for dissipating the second electrostatic discharge current, which is another part generated by the electrostatic discharge phenomenon.
  • the channel width-to-length ratio of the transistor Mp may be greater than the channel width-to-length ratio of the transistor Mn, and the first electrostatic discharge current is less than the second electrostatic discharge current.
  • the electrostatic discharge protection circuit 200 of this embodiment may first conduct the transistor Mn to dissipate part of the electrostatic discharge current when the electrostatic discharge phenomenon occurs. Next, in correspondence with part of the electrostatic discharge current, the transistor Mp may be rapidly conducted, and the dissipation of all the electrostatic discharge current is completed.
  • the action efficiency of the electrostatic discharge protection circuit 200 is effectively improved, and the protection level of electrostatic discharge may also be effectively improved.
  • an electrostatic discharge pulse ESDP is applied to the power rail PWL 1 , and at time t 1 , a voltage V(N 02 ) of the node N 02 starts to rise with the electrostatic discharge pulse ESDP.
  • the rising speed of the voltage V(N 02 ) of the node N 02 is slower than the rising speed of the electrostatic discharge pulse ESDP. Accordingly, a negative voltage difference may exist between the control end (the node N 02 ) and the first end (the power rail PWL 1 ) of the transistor Mp for conducting the transistor Mp.
  • the conducted transistor Mp may provide a current dissipating path and allow the electrostatic discharge current to flow through the resistor Rn and a voltage V(N 01 ) on the node N 01 to rise.
  • the transistor Mn may be conducted at the time t 1 according to the fast-rising voltage V(N 01 ) on the node N 01 for performing the dissipation of the electrostatic discharge current. With the dissipation of the electrostatic discharge current of the transistor Mn, the current flowing through the resistor Rn is reduced, and the voltage V(N 01 ) on the node N 01 decreases accordingly to less than the critical voltage of the transistor Mn (for example, equal to 0.32 volts) at time t 2 .
  • the voltage V(N 01 ) on the node N 01 may rapidly rise to a voltage Vgsm.
  • a voltage difference between the voltage on the power rail PWL 1 (equal to the peak voltage of the electrostatic discharge pulse ESDP) and the voltage of the voltage Vgsm may allow the transistor Mp to remain conducted.
  • the voltage Vgsm is approximately equal to 7.1 volts.
  • the transistor Mn remains conducted from the time t 1 to the time t 2 . In other words, the transistor Mn remains conducted for approximately tens of nanoseconds (ns).
  • a curve I 1 represents the current in the power rail PWL 1
  • a curve I 2 represents the current passing through the transistor Mp
  • a curve I 3 represents the current passing through the transistor Mn.
  • the curve I 2 is pulled up.
  • the transistor Mn is conducted, and the curves I 1 and I 3 are pulled up synchronously and rapidly.
  • the curves I 1 and I 3 decrease synchronously.
  • the corresponding transistor Mn is turned off, and the curves I 1 and I 3 may approach 0 amperes.
  • one of the transistors Mn and Mp is bigger than the other, and one of the resistors Rp and Rn is bigger than the other. Therefore, in the layout, the transistor Mn and the resistor Rn may be disposed in a same row, and the transistor Mp and the resistor Rp may be disposed in another same row as illustrated in FIG. 5 , which is a schematic disposition diagram of the layout region of the electrostatic discharge protection circuit according to the embodiments of the disclosure. In this way, the area required for layout may be effectively reduced.
  • the electrostatic discharge protection circuit of the disclosure employs one transistor and two resistors to form a trigger circuit, and conducts an electrostatic discharge transistor through the effect of the trigger circuit when an electrostatic discharge phenomenon occurs.
  • the electrostatic discharge transistor may be rapidly conducted in response to the electrostatic discharge phenomenon, which effectively improves the level of electrostatic discharge protection.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

Provided is an electrostatic discharge protection circuit, including a first resistor, a first transistor, a second resistor, and a second transistor. The first resistor has a first end coupled to a first power rail. The first transistor has a first end coupled to the first power rail, and a control end of the first transistor is coupled to a second end of the first resistor. The second resistor is coupled between a second end of the first transistor and a second power rail. The second transistor has a first end coupled to the first power rail, a control end of the second transistor is coupled to the second end of the first transistor, and a second end of the second transistor is coupled to the second power rail.

Description

BACKGROUND Technical Field
The disclosure relates to an electrostatic discharge protection circuit, and in particular to an electrostatic discharge protection circuit that may improve conduction efficiency of an electrostatic discharge transistor.
Description of Related Art
In the prior art, in order to ensure that an integrated circuit is not damaged by electrostatic discharge, an electrostatic discharge protection circuit is usually added to the integrated circuit to provide a dissipating path for an electrostatic discharge current and prevent circuit elements from being damaged. In the conventional technology, a power clamp circuit is often disposed between power rails as the electrostatic discharge protection circuit.
In order to effectively achieve an electrostatic discharge protection effect, how to effectively improve conduction efficiency of an electrostatic discharge transistor is an important topic. In the conventional technology, a complicated trigger circuit is often disposed and employed in response to the occurrence of an electrostatic discharge phenomenon for conducting the electrostatic discharge transistor. This approach leads to an increase in circuit area because the trigger circuit occupies extra layout area.
Therefore, how to effectively improve the conduction efficiency of the electrostatic discharge transistor within a limited layout region is an important topic for people skilled in the art.
SUMMARY
The disclosure provides an electrostatic discharge protection circuit, which may improve conduction efficiency of an electrostatic discharge transistor with limited layout area.
The electrostatic discharge protection circuit of the disclosure includes a first resistor, a first transistor, a second resistor, and a second transistor. The first resistor has a first end coupled to a first power rail. The first transistor has a first end coupled to the first power rail, and a control end of the first transistor is coupled to a second end of the first resistor. The second resistor is coupled between a second end of the first transistor and a second power rail. The second transistor has a first end coupled to the first power rail, a control end of the second transistor is coupled to the second end of the first transistor, and a second end of the second transistor is coupled to the second power rail.
Based on the above, the electrostatic discharge protection circuit of the disclosure conducts the first transistor through a delay effect of the first resistor and conducts the second transistor through an electrostatic discharge current dissipated by the first transistor in conjunction with the second resistor. In this way, the second transistor as an electrostatic discharge transistor may be effectively conducted. In conjunction with the first transistor, performance of the electrostatic discharge protection circuit may be effectively improved.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic view of an electrostatic discharge protection circuit according to an embodiment of the disclosure.
FIG. 2 is a schematic view of an electrostatic discharge protection circuit according to another embodiment of the disclosure.
FIG. 3 and FIG. 4 respectively illustrate a node voltage waveform and a node current waveform of an electrostatic discharge protection circuit 100 in an electrostatic discharge phenomenon according to the embodiment of FIG. 1 of the disclosure.
FIG. 5 is a schematic disposition diagram of a layout region of the electrostatic discharge protection circuit according to the embodiments of the disclosure.
 DESCRIPTION OF THE EMBODIMENTS
With reference to FIG. 1 , an electrostatic discharge protection circuit 100 includes resistors Rp and Rn as well as transistors Mp and Mn. In this embodiment, the resistors Rp, Rn, and the transistor Mp constitute a trigger circuit, and the transistor Mn serves as a main element of electrostatic discharge. A first end of the resistor Rp is coupled to a power rail PWL1, and a second end of the resistor Rp is coupled to a node N02 and is coupled to a control end of the transistor Mp. A first end of the transistor Mp is coupled to the power rail PWL1, and a second end of the transistor Mp is coupled to a node N01 and a first end of the resistor Rn. The resistor Rn is coupled between the second end of the transistor Mp and a power rail PWL2.
On the other hand, a first end of the transistor Mn is coupled to the power rail PWL1, a second end of the transistor Mn is coupled to the power rail PWL2, and a control end of the transistor Mn is coupled to the node N01.
In this embodiment, the power rail PWL1 is for receiving an operation power VDD, and the power rail PWL2 is for receiving a ground power VSS. On the other hand, the transistor Mp is a P-type transistor, and the transistor Mn may be an N-type transistor.
In a normal operation mode (a non-electrostatic discharge mode), when an integrated circuit to which the electrostatic discharge protection circuit 100 belongs is normally supplied with the operation power VDD, the transistors Mp and Mn are both turned off. At this time, the electrostatic discharge protection circuit 100 remains closed, which does not affect the normal operation of the integrated circuit. In addition, in an electrostatic discharge mode, when an electrostatic discharge phenomenon occurs in the power rail PWL1 (the power rail PWL2 at this time receives the ground power VSS), the power rail PWL1 is applied with a fast-rising positive pulse. At this time, the resistor Rp may be used to delay the speed at which the voltage on the control end (the node N02) of the transistor Mp rises. In this way, between the first end and the control end of the transistor Mp exists a voltage difference, and the transistor Mp is conducted. At the same time, the conducted transistor Mp may dissipate a first electrostatic discharge current, which is a part generated by the electrostatic discharge phenomenon.
The first electrostatic discharge current dissipated by the transistor Mp may flow through the resistor Rn. The resistor Rn may increase the voltage on the node N01 according to the first electrostatic discharge current and generate a voltage difference between the node N01 and the power rail PWL2. This voltage difference is applied between the control end and the second end of the transistor Mn for conducting the transistor Mn.
The conducted transistor Mn may form a current dissipating path between the power rails PWL1 and PWL2 for dissipating a second electrostatic discharge current, which is another part generated by the electrostatic discharge phenomenon.
In this embodiment, a channel width-to-length ratio of the transistor Mn may be greater than a channel width-to-length ratio of the transistor Mp, and the first electrostatic discharge current is less than the second electrostatic discharge current.
In this embodiment, the channel width-to-length ratio of the transistor Mn may be approximately 8 times the channel width-to-length ratio of the transistor Mp. The resistor Rn may be tens of ohms, and the resistor Rp may be hundreds of kiloohms. Of course, the above values are only for reference. The electrical parameters of the transistor Mn, the transistor Mp, the resistor Rp, and the resistor Rn may be adjusted according to actual conditions and are not subject to certain limitations.
When the electrostatic discharge phenomenon occurs, the electrostatic discharge protection circuit 100 of this embodiment may dissipate part of the electrostatic discharge current by conducting the transistor Mp and increase the voltage of the node N01 in correspondence with the electrostatic discharge current to rapidly conduct the transistor Mn and complete the dissipation of the electrostatic discharge current. The conduction efficiency of the electrostatic discharge protection circuit 100 of this embodiment is significantly improved, and the effect of electrostatic discharge protection may also be enhanced at the same time.
With reference to FIG. 2 , an electrostatic discharge protection circuit 200 includes the resistors Rp and Rn as well as the transistors Mn and Mp. In this embodiment, the resistors Rp, Rn, and the transistor Mn constitute a trigger circuit, and the transistor Mp serves as a main element of electrostatic discharge. The first end of the resistor Rn is coupled to the power rail PWL1, and the second end of the resistor Rn is coupled to the node N02 and is coupled to the control end of the transistor Mn. The first end of the transistor Mp is coupled to the power rail PWL1, and the second end of the transistor Mn is coupled to the node N01 and is coupled to the first end of the resistor Rp. The resistor Rp is coupled between the second end of the transistor Mn and the power rail PWL2.
On the other hand, the first end of the transistor Mp is coupled to the power rail PWL1, the second end of the transistor Mp is coupled to the power rail PWL2, and the control end of the transistor Mp is coupled to the node N01.
In this embodiment, the power rail PWL1 is for receiving the ground power VSS, and the power rail PWL2 is for receiving the operation power VDD. On the other hand, the transistor Mn is an N-type transistor, and the transistor Mp may be a P-type transistor.
In the normal operation mode (the non-electrostatic discharge mode), when an integrated circuit to which the electrostatic discharge protection circuit 200 belongs is normally supplied with the operation power VDD, the transistors Mp and Mn are both turned off. At this time, the electrostatic discharge protection circuit 200 remains closed, which does not affect the normal operation of the integrated circuit. In addition, in the electrostatic discharge mode, when an electrostatic discharge phenomenon occurs in the power rail PWL1 (the power rail PWL2 at this time receives the ground power VSS), the power rail PWL1 is applied with a fast-rising positive pulse. At this time, the resistor Rn may be used to delay the speed at which the voltage on the control end (the node N02) of the transistor Mn rises. In this way, between the first end and the control end of the transistor Mn exists a voltage difference, and the transistor Mn is conducted. At the same time, the conducted transistor Mn may dissipate the first electrostatic discharge current, which is a part generated by the electrostatic discharge phenomenon.
The first electrostatic discharge current dissipated by the transistor Mn may flow through the resistor Rp. The resistor Rp may generate a voltage difference between the node N01 and the power rail PWL2 according to the first electrostatic discharge current. This voltage difference may decrease the voltage of the control end of the transistor Mp and conduct the transistor Mp.
The conducted transistor Mp may form a current dissipating path between the power rails PWL1 and PWL2 for dissipating the second electrostatic discharge current, which is another part generated by the electrostatic discharge phenomenon.
In this embodiment, the channel width-to-length ratio of the transistor Mp may be greater than the channel width-to-length ratio of the transistor Mn, and the first electrostatic discharge current is less than the second electrostatic discharge current.
Similar to the embodiment of FIG. 1 , the electrostatic discharge protection circuit 200 of this embodiment may first conduct the transistor Mn to dissipate part of the electrostatic discharge current when the electrostatic discharge phenomenon occurs. Next, in correspondence with part of the electrostatic discharge current, the transistor Mp may be rapidly conducted, and the dissipation of all the electrostatic discharge current is completed. The action efficiency of the electrostatic discharge protection circuit 200 is effectively improved, and the protection level of electrostatic discharge may also be effectively improved.
In following, please refer to FIG. 1 , FIG. 3 , and FIG. 4 together. In FIG. 3 , an electrostatic discharge pulse ESDP is applied to the power rail PWL1, and at time t1, a voltage V(N02) of the node N02 starts to rise with the electrostatic discharge pulse ESDP. Based on the effect of the resistor Rp, the rising speed of the voltage V(N02) of the node N02 is slower than the rising speed of the electrostatic discharge pulse ESDP. Accordingly, a negative voltage difference may exist between the control end (the node N02) and the first end (the power rail PWL1) of the transistor Mp for conducting the transistor Mp.
The conducted transistor Mp may provide a current dissipating path and allow the electrostatic discharge current to flow through the resistor Rn and a voltage V(N01) on the node N01 to rise. The transistor Mn may be conducted at the time t1 according to the fast-rising voltage V(N01) on the node N01 for performing the dissipation of the electrostatic discharge current. With the dissipation of the electrostatic discharge current of the transistor Mn, the current flowing through the resistor Rn is reduced, and the voltage V(N01) on the node N01 decreases accordingly to less than the critical voltage of the transistor Mn (for example, equal to 0.32 volts) at time t2.
In FIG. 3 , after the time t1, the voltage V(N01) on the node N01 may rapidly rise to a voltage Vgsm. At this time, a voltage difference between the voltage on the power rail PWL1 (equal to the peak voltage of the electrostatic discharge pulse ESDP) and the voltage of the voltage Vgsm may allow the transistor Mp to remain conducted. In this embodiment, the voltage Vgsm is approximately equal to 7.1 volts.
It should be mentioned that in the embodiment of FIG. 3 , the transistor Mn remains conducted from the time t1 to the time t2. In other words, the transistor Mn remains conducted for approximately tens of nanoseconds (ns).
In FIG. 4 , a curve I1 represents the current in the power rail PWL1, a curve I2 represents the current passing through the transistor Mp, and a curve I3 represents the current passing through the transistor Mn. At the time t1, due to the conducted transistor Mp, the curve I2 is pulled up. In correspondence with the curve I2 pulled up, the transistor Mn is conducted, and the curves I1 and I3 are pulled up synchronously and rapidly. With the reduction of the energy of the electrostatic discharge pulse ESDP, the curves I1 and I3 decrease synchronously. At the time t2, the corresponding transistor Mn is turned off, and the curves I1 and I3 may approach 0 amperes.
It should be mentioned that in the embodiments of the disclosure (with the embodiment shown in FIG. 1 as an example), one of the transistors Mn and Mp is bigger than the other, and one of the resistors Rp and Rn is bigger than the other. Therefore, in the layout, the transistor Mn and the resistor Rn may be disposed in a same row, and the transistor Mp and the resistor Rp may be disposed in another same row as illustrated in FIG. 5 , which is a schematic disposition diagram of the layout region of the electrostatic discharge protection circuit according to the embodiments of the disclosure. In this way, the area required for layout may be effectively reduced.
In summary, the electrostatic discharge protection circuit of the disclosure employs one transistor and two resistors to form a trigger circuit, and conducts an electrostatic discharge transistor through the effect of the trigger circuit when an electrostatic discharge phenomenon occurs. In this way, the electrostatic discharge transistor may be rapidly conducted in response to the electrostatic discharge phenomenon, which effectively improves the level of electrostatic discharge protection.

Claims (13)

What is claimed is:
1. An electrostatic discharge protection circuit, comprising:
a first resistor, having a first end coupled to a first power rail;
a first transistor, having a first end coupled to the first power rail, wherein a control end of the first transistor is coupled to a second end of the first resistor;
a second resistor, coupled between a second end of the first transistor and a second power rail; and
a second transistor, having a first end coupled to the first power rail, wherein a control end of the second transistor is coupled to the second end of the first transistor, and a second end of the second transistor is coupled to the second power rail,
wherein the control end of the first transistor is isolated from the second power rail in both of a normal operation mode and an electrostatic discharge mode.
2. The electrostatic discharge protection circuit according to claim 1, wherein the first power rail is for receiving an operation power, and the second power rail is for receiving a ground power.
3. The electrostatic discharge protection circuit according to claim 2, wherein the first transistor is a P-type transistor, and the second transistor is an N-type transistor.
4. The electrostatic discharge protection circuit according to claim 3, wherein when an electrostatic discharge phenomenon occurs in the first power rail, the first resistor delays a speed at which a voltage on the control end of the first transistor rises, and conducts the first transistor to dissipate a first electrostatic discharge current.
5. The electrostatic discharge protection circuit according to claim 4, wherein when the electrostatic discharge phenomenon occurs in the first power rail, the second resistor increases a voltage on the control end of the second transistor according to the first electrostatic discharge current, and conducts the second transistor to dissipate a second electrostatic discharge current.
6. The electrostatic discharge protection circuit according to claim 5, wherein the first electrostatic discharge current is less than the second electrostatic discharge current.
7. The electrostatic discharge protection circuit according to claim 4, wherein a channel width-to-length ratio of the second transistor is greater than a channel width-to-length ratio of the first transistor.
8. The electrostatic discharge protection circuit according to claim 1, wherein the first power rail is for receiving a ground power, and the second power rail is for receiving an operation power.
9. The electrostatic discharge protection circuit according to claim 8, wherein the first transistor is an N-type transistor, and the second transistor is a P-type transistor.
10. The electrostatic discharge protection circuit according to claim 9, wherein when an electrostatic discharge phenomenon occurs in the first power rail, the first resistor delays a speed at which a voltage on the control end of the first transistor rises, and conducts the first transistor to dissipate a first electrostatic discharge current.
11. The electrostatic discharge protection circuit according to claim 10, wherein when the electrostatic discharge phenomenon occurs in the first power rail, the second resistor generates a cross-voltage between the control end and the second end of the second transistor according to the first electrostatic discharge current, and conducts the second transistor to dissipate a second electrostatic discharge current.
12. The electrostatic discharge protection circuit according to claim 10, wherein a channel width-to-length ratio of the second transistor is greater than a channel width-to-length ratio of the first transistor.
13. The electrostatic discharge protection circuit according to claim 9, wherein the first electrostatic discharge current is less than the second electrostatic discharge current.
US17/411,020 2021-08-24 2021-08-24 Electrostatic discharge protection circuit Active US11557896B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/411,020 US11557896B1 (en) 2021-08-24 2021-08-24 Electrostatic discharge protection circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US17/411,020 US11557896B1 (en) 2021-08-24 2021-08-24 Electrostatic discharge protection circuit

Publications (1)

Publication Number Publication Date
US11557896B1 true US11557896B1 (en) 2023-01-17

Family

ID=84922863

Family Applications (1)

Application Number Title Priority Date Filing Date
US17/411,020 Active US11557896B1 (en) 2021-08-24 2021-08-24 Electrostatic discharge protection circuit

Country Status (1)

Country Link
US (1) US11557896B1 (en)

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6154700B2 (en) 1981-09-07 1986-11-25 Kataoka Kikai Seisakusho Kk
US5086365A (en) 1990-05-08 1992-02-04 Integrated Device Technology, Inc. Electostatic discharge protection circuit
US5631793A (en) 1995-09-05 1997-05-20 Winbond Electronics Corporation Capacitor-couple electrostatic discharge protection circuit
US6690561B2 (en) 2001-09-06 2004-02-10 Faraday Technology Corp. Effective gate-driven or gate-coupled ESD protection circuit
TW200511556A (en) 2003-03-26 2005-03-16 Taiwan Semiconductor Mfg Co Ltd ESD protection device
TWI264106B (en) 2002-04-30 2006-10-11 Winbond Electronics Corp Static charge protection circuit of adopting gate-coupled MOSFET (metal-oxide-semiconductor field effect transistor)
US20100296212A1 (en) * 2009-05-20 2010-11-25 Industrial Technology Research Institute Electrostatic discharge clamp circuit
US20150049403A1 (en) * 2013-08-15 2015-02-19 Nxp B.V. Bias-insensitive trigger circuit for bigfet esd supply protection
US20150162746A1 (en) * 2013-12-09 2015-06-11 Seiko Epson Corporation Electrostatic protection circuit and semiconductor integrated circuit apparatus
JP6154700B2 (en) 2013-09-17 2017-06-28 株式会社メガチップス ESD protection circuit
US10693292B2 (en) * 2016-11-15 2020-06-23 Nxp Usa, Inc. Surge protection circuit with feedback control
US20220223581A1 (en) * 2021-01-13 2022-07-14 Texas Instruments Incorporated Electrostatic discharge protection system

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6154700B2 (en) 1981-09-07 1986-11-25 Kataoka Kikai Seisakusho Kk
US5086365A (en) 1990-05-08 1992-02-04 Integrated Device Technology, Inc. Electostatic discharge protection circuit
US5631793A (en) 1995-09-05 1997-05-20 Winbond Electronics Corporation Capacitor-couple electrostatic discharge protection circuit
US6690561B2 (en) 2001-09-06 2004-02-10 Faraday Technology Corp. Effective gate-driven or gate-coupled ESD protection circuit
TWI264106B (en) 2002-04-30 2006-10-11 Winbond Electronics Corp Static charge protection circuit of adopting gate-coupled MOSFET (metal-oxide-semiconductor field effect transistor)
TW200511556A (en) 2003-03-26 2005-03-16 Taiwan Semiconductor Mfg Co Ltd ESD protection device
US20100296212A1 (en) * 2009-05-20 2010-11-25 Industrial Technology Research Institute Electrostatic discharge clamp circuit
TW201042747A (en) 2009-05-20 2010-12-01 Ind Tech Res Inst Electrostatic discharge clamp circuit
US8243403B2 (en) * 2009-05-20 2012-08-14 Industrial Technology Research Institute Electrostatic discharge clamp circuit
US20150049403A1 (en) * 2013-08-15 2015-02-19 Nxp B.V. Bias-insensitive trigger circuit for bigfet esd supply protection
JP6154700B2 (en) 2013-09-17 2017-06-28 株式会社メガチップス ESD protection circuit
US20150162746A1 (en) * 2013-12-09 2015-06-11 Seiko Epson Corporation Electrostatic protection circuit and semiconductor integrated circuit apparatus
US10693292B2 (en) * 2016-11-15 2020-06-23 Nxp Usa, Inc. Surge protection circuit with feedback control
US20220223581A1 (en) * 2021-01-13 2022-07-14 Texas Instruments Incorporated Electrostatic discharge protection system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
"Office Action of Taiwan Counterpart Application", dated Jan. 5, 2022, p. 1-p. 5.

Similar Documents

Publication Publication Date Title
US5646808A (en) Electrostatic breakdown protection circuit for a semiconductor integrated circuit device
JP5955924B2 (en) Electrostatic discharge protection circuit
US7483247B2 (en) Multi-stack power supply clamp circuitry for electrostatic discharge protection
JP4515822B2 (en) Electrostatic protection circuit and semiconductor integrated circuit device using the same
KR100835282B1 (en) Electrostatic discharge protection device
US7859807B2 (en) ESD protection circuit and method thereof
US20040233595A1 (en) ESD protection circuit with tunable gate-bias
US20030201457A1 (en) Gate-coupled MOSFET ESD protection circuit
JP5188017B2 (en) Electrostatic discharge protection of semiconductor devices
US6927957B1 (en) Electrostatic discharge clamp
WO2021018040A1 (en) Power clamp esd protection circuit and integrated circuit structure
CN113504446A (en) Circuit configured to detect a fault and method of detecting a fault
US20180287600A1 (en) Output circuit
US7855863B2 (en) Driver with electrostatic discharge protection
CN112350702A (en) Output stage circuit of high-side power switch
JPH1050494A (en) Protective circuit from high-voltage electrostatic discharge
US11557896B1 (en) Electrostatic discharge protection circuit
TW200425460A (en) Electrostatic discharge circuit and method therefor
TW201926726A (en) Transient voltage suppressor
TWI774510B (en) Electrostatic discharge protection circuit
JP3471906B2 (en) Semiconductor device
US11152783B2 (en) Circuit of protection against electrostatic discharges
CN110176856B (en) Zero-quiescent-current power switch circuit with overcurrent protection and implementation method
JP6480051B2 (en) Semiconductor device
CN115706405A (en) Electrostatic discharge protection circuit

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE