TWI767363B - LCD glass panel modulation circuit - Google Patents

LCD glass panel modulation circuit Download PDF

Info

Publication number
TWI767363B
TWI767363B TW109135973A TW109135973A TWI767363B TW I767363 B TWI767363 B TW I767363B TW 109135973 A TW109135973 A TW 109135973A TW 109135973 A TW109135973 A TW 109135973A TW I767363 B TWI767363 B TW I767363B
Authority
TW
Taiwan
Prior art keywords
transistor
liquid crystal
electrically connected
gate
switch
Prior art date
Application number
TW109135973A
Other languages
Chinese (zh)
Other versions
TW202217419A (en
Inventor
林明權
王瑞祿
陳長仁
Original Assignee
崑山科技大學
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 崑山科技大學 filed Critical 崑山科技大學
Priority to TW109135973A priority Critical patent/TWI767363B/en
Publication of TW202217419A publication Critical patent/TW202217419A/en
Application granted granted Critical
Publication of TWI767363B publication Critical patent/TWI767363B/en

Links

Images

Landscapes

  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

一種液晶玻璃板調變電路,主要是透過敲擊一玻璃板而觸發一震動感測元件,並經由一史密特觸發電路及一正反器輸出一第一脈波,一邏輯判斷組件再根據該第一脈波與一脈波產生元件產生的一第二脈波,輸出一高電壓或一低電壓,一第一電晶體、一第二電晶體及一第三電晶體根據該高電壓或該低電壓分別開啟或關閉,進而改變一液晶層為一第一狀態或一第二狀態。該液晶玻璃板調變電路可以IC化,方便應用於極小化之壓控電路,且該液晶玻璃板調變電路對該液晶層的控制較佳。 A liquid crystal glass plate modulation circuit mainly triggers a vibration sensing element by tapping a glass plate, and outputs a first pulse wave through a Schmitt trigger circuit and a flip-flop, and a logic judging component again According to the first pulse wave and a second pulse wave generated by a pulse wave generating element, a high voltage or a low voltage is output, and a first transistor, a second transistor and a third transistor are based on the high voltage Or the low voltage is turned on or off respectively, thereby changing a liquid crystal layer to a first state or a second state. The liquid crystal glass plate modulation circuit can be integrated into an IC, which is convenient to be applied to a miniaturized voltage control circuit, and the liquid crystal glass plate modulation circuit can better control the liquid crystal layer.

Description

液晶玻璃板調變電路 LCD glass panel modulation circuit

本發明係關於一種液晶玻璃板調變電路,尤指一種施用高壓於液晶層的正負兩極,來改變液晶層透明度的調變電路。 The present invention relates to a liquid crystal glass plate modulation circuit, especially a modulation circuit which applies high voltage to the positive and negative poles of the liquid crystal layer to change the transparency of the liquid crystal layer.

傳統液晶壓控電路都是高壓驅動電路,為了提供相關高壓電路,各種離散電路元件所組成的壓控電路設計都附帶著相當大的雜散電阻與電容,不適合於極小化之壓控電路。 Traditional liquid crystal voltage control circuits are high-voltage driving circuits. In order to provide related high-voltage circuits, the design of voltage control circuits composed of various discrete circuit components is accompanied by considerable stray resistance and capacitance, which is not suitable for miniaturized voltage control circuits.

隨著科技發展,將電路縮小是各個科技廠的努力目標,然而,若是直接將傳統液晶壓控電路IC化,往往達不到液晶壓控電路應有的功能,對於液晶的控制仍較差。 With the development of science and technology, reducing the circuit is the goal of each technology factory. However, if the traditional liquid crystal voltage control circuit is directly integrated into an IC, the function of the liquid crystal voltage control circuit is often not achieved, and the control of the liquid crystal is still poor.

爰此,本發明人為了使液晶壓控電路IC化之後,能較佳的控制液晶,而提出一種液晶玻璃板調變電路,結合於一玻璃板,該液晶玻璃板調變電路包含:一第一電壓源;一震動感測元件,結合於該玻璃板的表面或中間層,該震動感測元件電性連接該第一電壓源;一史密特觸發電路,電性連接該震動感測元件;一正反器,電性連接該史密特觸發電路;一邏輯判斷組件,有一輸入端及一輸出端,該正反器電性連接該邏輯判斷組件的該輸入端;一脈波產生元件,電性連接該邏輯判斷組件的該輸入端;一第一電晶體,電性連接該邏輯判斷組件的該輸出端;一第二電晶體,電性連接該第一電晶體;一第三電晶體, 電性連接該第二電晶體;以及一液晶層,包括複數液晶分子,該液晶層結合於該玻璃板,該液晶層電性連接該第二電晶體及該第三電晶體;透過敲擊該玻璃板而觸發該震動感測元件,並經由該史密特觸發電路及該正反器輸出一第一脈波,該邏輯判斷組件再根據該第一脈波與該脈波產生元件產生的一第二脈波,輸出一高電壓或一低電壓,該第一電晶體、該第二電晶體及該第三電晶體根據該高電壓或該低電壓分別開啟或關閉,進而改變該液晶層為一第一狀態或一第二狀態,其中,該第一狀態為該液晶層的該等液晶分子規則排列或不規則排列之其中一種狀態,該第二狀態為該液晶層的該等液晶分子規則排列或不規則排列之另一種狀態。 Therefore, in order to better control the liquid crystal after the liquid crystal voltage control circuit is integrated into an IC, the present inventor proposes a liquid crystal glass plate modulation circuit, which is combined with a glass plate. The liquid crystal glass plate modulation circuit includes: a first voltage source; a vibration sensing element, combined with the surface or the middle layer of the glass plate, the vibration sensing element is electrically connected to the first voltage source; a Schmitt trigger circuit is electrically connected to the vibration sensor testing element; a flip-flop electrically connected to the Schmitt trigger circuit; a logic judging component having an input end and an output end, the flip-flop being electrically connected to the input end of the logic judging component; a pulse wave A generating element is electrically connected to the input end of the logic judging component; a first transistor is electrically connected to the output end of the logic judging component; a second transistor is electrically connected to the first transistor; a first transistor three transistors, electrically connected to the second transistor; and a liquid crystal layer including a plurality of liquid crystal molecules, the liquid crystal layer is combined with the glass plate, the liquid crystal layer is electrically connected to the second transistor and the third transistor; by tapping the The glass plate triggers the vibration sensing element, and outputs a first pulse wave through the Schmitt trigger circuit and the flip-flop. The second pulse wave outputs a high voltage or a low voltage, the first transistor, the second transistor and the third transistor are respectively turned on or off according to the high voltage or the low voltage, thereby changing the liquid crystal layer to A first state or a second state, wherein the first state is one of the regular arrangement or irregular arrangement of the liquid crystal molecules of the liquid crystal layer, and the second state is the regular arrangement of the liquid crystal molecules of the liquid crystal layer Another state of arrangement or irregular arrangement.

進一步,該邏輯判斷組件包含一及閘,以及電性連接該及閘的一反閘,該及閘電性連接該正反器及該脈波產生元件,該反閘則電性連接該第一電晶體及該第三電晶體。 Further, the logic judging component includes an AND gate, and an anti-gate electrically connected to the AND gate, the AND gate is electrically connected to the flip-flop and the pulse wave generating element, and the anti-gate is electrically connected to the first transistor and the third transistor.

其中,該震動感測元件的一端接地,震動感測元件的另一端電性連接該史密特觸發電路的一端,該史密特觸發電路的另一端電性連接該正反器的一脈波輸入接腳,該正反器的一資料輸入接腳電性連接該正反器的一反向輸出接腳,該正反器的一輸出接腳與該脈波產生元件皆電性連接該及閘的一及閘輸入端,該及閘的一及閘輸出端電性連接該反閘的一反閘輸入端,該反閘的一反閘輸出端電性連接該第一電晶體的閘極,該第一電晶體的源極接地,該第一電晶體的汲極電性連接該第二電晶體的閘極,該第二電晶體的源極與汲極分別電性連接該液晶層的兩端,該第三電晶體的閘極電性連接該及閘的該及閘輸出 端與該反閘的該反閘輸入端,該第三電晶體的汲極電性連接該第二電晶體的汲極,該第三電晶體的源極接地。 One end of the vibration sensing element is grounded, the other end of the vibration sensing element is electrically connected to one end of the Schmitt trigger circuit, and the other end of the Schmitt trigger circuit is electrically connected to a pulse wave of the flip-flop an input pin, a data input pin of the flip-flop is electrically connected to a reverse output pin of the flip-flop, an output pin of the flip-flop and the pulse wave generating element are both electrically connected to the and A gate and a gate input terminal of the gate are electrically connected to an anti-gate input terminal of the anti-gate, and an anti-gate output terminal of the anti-gate is electrically connected to the gate of the first transistor , the source of the first transistor is grounded, the drain of the first transistor is electrically connected to the gate of the second transistor, and the source and drain of the second transistor are respectively electrically connected to the liquid crystal layer. both ends, the gate of the third transistor is electrically connected to the sum gate output of the sum gate The terminal is connected to the reverse gate input terminal of the reverse gate, the drain electrode of the third transistor is electrically connected to the drain electrode of the second transistor, and the source electrode of the third transistor is grounded.

其中,當該及閘輸出的一第一邏輯值為0時,該反閘輸出的一第二邏輯值為1,即為該高電壓,該第一電晶體開啟,該第二電晶體開啟,該第三電晶體關閉,使得該液晶層之一端電壓被放電直至該液晶層轉變為該第一狀態。 Wherein, when a first logic value of the AND gate output is 0, a second logic value of the anti-gate output is 1, which is the high voltage, the first transistor is turned on, the second transistor is turned on, The third transistor is turned off, so that a terminal voltage of the liquid crystal layer is discharged until the liquid crystal layer transitions to the first state.

其中,當該及閘輸出的一第一邏輯值為1時,該反閘輸出的一第二邏輯值為0,即為該低電壓,該第一電晶體關閉,該第二電晶體關閉,該第三電晶體開啟,使得該液晶層之一端電壓被充電直至該液晶層轉變為該第二狀態。 Wherein, when a first logic value of the AND gate output is 1, a second logic value of the anti-gate output is 0, that is, the low voltage, the first transistor is turned off, the second transistor is turned off, The third transistor is turned on so that a terminal voltage of the liquid crystal layer is charged until the liquid crystal layer transitions to the second state.

進一步,有一第一切換開關及一第二切換開關,該第一切換開關的一端電性連接該第二電晶體的汲極,該第一切換開關的另一端選擇式的電性連接該第三電晶體的汲極或該第二切換開關的一端,該第二切換開關的一端選擇式的電性連接該第一切換開關的另一端,該第二切換開關的另一端接地;當將該第一切換開關電性連接至該第三電晶體的汲極時,該第二電晶體根據該高電壓或該低電壓,使該液晶層轉變為該第一狀態或該第二狀態;當將該第一切換開關電性連接至該第二切換開關的一端時,該第二電晶體根據該第二切換開關的開啟與否,使該液晶層轉變為該第一狀態或該第二狀態。 Further, there is a first switch and a second switch, one end of the first switch is electrically connected to the drain of the second transistor, and the other end of the first switch is selectively electrically connected to the third The drain of the transistor or one end of the second switch, one end of the second switch is selectively electrically connected to the other end of the first switch, and the other end of the second switch is grounded; When a switch is electrically connected to the drain of the third transistor, the second transistor changes the liquid crystal layer to the first state or the second state according to the high voltage or the low voltage; When the first switch is electrically connected to one end of the second switch, the second transistor changes the liquid crystal layer to the first state or the second state according to whether the second switch is turned on.

其中,該第一切換開關及/或該第二切換開關為設置在該玻璃板表面的按鍵式開關。 Wherein, the first switch and/or the second switch are push-button switches disposed on the surface of the glass plate.

進一步,有一輸出電容,該輸出電容的一端電性連接該第二電晶體的源極,該輸出電容的另一端接地。 Further, there is an output capacitor, one end of the output capacitor is electrically connected to the source of the second transistor, and the other end of the output capacitor is grounded.

其中,該第一電晶體、該第二電晶體及該第三電晶體皆為金屬氧化物半導體場效電晶體。 Wherein, the first transistor, the second transistor and the third transistor are all metal oxide semiconductor field effect transistors.

根據上述技術特徵可達成以下功效: According to the above technical features, the following effects can be achieved:

1.液晶玻璃板調變電路可以IC化,方便應用於極小化之壓控電路,且液晶玻璃板調變電路對液晶的控制較佳。 1. The modulation circuit of the liquid crystal glass plate can be IC, which is convenient to be applied to the miniaturized voltage control circuit, and the modulation circuit of the liquid crystal glass plate has better control of the liquid crystal.

2.藉由敲擊玻璃板後各電子元件的作動,可以改變液晶玻璃板的透明度,應用在不同場所。 2. The transparency of the liquid crystal glass plate can be changed by the action of the electronic components after tapping the glass plate, which can be used in different places.

3.脈波產生元件可以防止液晶層極化疲乏,讓液晶層能定時瞬時回復,且回復時間小於視覺暫留時間。 3. The pulse wave generating element can prevent the polarization fatigue of the liquid crystal layer, so that the liquid crystal layer can be restored in a timely manner, and the restoration time is less than the visual persistence time.

4.輸出電容可以儲存電能,進而延長液晶層之端電壓維持高壓的持續時間。 4. The output capacitor can store electrical energy, thereby prolonging the duration of the terminal voltage of the liquid crystal layer to maintain a high voltage.

100:液晶玻璃板調變電路 100: LCD glass plate modulation circuit

101:震動感測元件 101: Vibration sensing element

102:輸入電阻 102: Input resistance

103:第一電壓源 103: first voltage source

104:輸入電容 104: Input capacitance

105:史密特觸發電路 105: Schmitt trigger circuit

106:正反器 106: Flip-flop

107:第三電壓源 107: Third voltage source

108:第一切換開關 108: First toggle switch

109:第二電晶體 109: Second transistor

110:第三電晶體 110: The third transistor

111:第二電壓源 111: Second voltage source

112:脈波產生元件 112: Pulse wave generating element

113:第二切換開關 113: Second toggle switch

114:及閘 114: and gate

115:第四電壓源 115: Fourth voltage source

116:輸出電容 116: output capacitor

117:反閘 117: Reverse gate

118:第一電晶體 118: first transistor

119:輸出電阻 119: output resistance

120:液晶層 120: liquid crystal layer

[第一圖]係本發明實施例之電路結構示意圖。 [Figure 1] is a schematic diagram of the circuit structure of the embodiment of the present invention.

綜合上述技術特徵,本發明液晶玻璃板調變電路的主要功效將可於下述實施例清楚呈現。 In view of the above technical features, the main effects of the liquid crystal glass panel modulation circuit of the present invention will be clearly presented in the following embodiments.

請參閱第一圖,係揭示本發明實施例液晶玻璃板調變電路100,結合於一玻璃板(未繪出)而成為一液晶玻璃板,該液晶玻璃板調變電路100包含:一震動感測元件101、一輸入電阻102、一第一電壓源103、一輸入電容104、 一史密特觸發電路105、一正反器106、一第三電壓源107、一第一切換開關108、一第二電晶體109、一第三電晶體110、一第二電壓源111、一脈波產生元件112、一第二切換開關113、一邏輯判斷組件、一第四電壓源115、一輸出電容116、一第一電晶體118、一輸出電阻119及一液晶層120。該邏輯判斷組件包含一及閘114以及一反閘117,該第一切換開關108及該第二切換開關113為設置在該玻璃板表面的按鍵式開關,該第一電晶體118、該第二電晶體109及該第三電晶體110皆為金屬氧化物半導體場效電晶體,且為高壓元件。 Please refer to the first figure, which shows that a liquid crystal glass panel modulation circuit 100 according to an embodiment of the present invention is combined with a glass panel (not shown) to form a liquid crystal glass panel. The liquid crystal glass panel modulation circuit 100 includes: a The vibration sensing element 101, an input resistor 102, a first voltage source 103, an input capacitor 104, A Schmitt trigger circuit 105, a flip-flop 106, a third voltage source 107, a first switch 108, a second transistor 109, a third transistor 110, a second voltage source 111, a The pulse wave generating element 112 , a second switch 113 , a logic judgment element, a fourth voltage source 115 , an output capacitor 116 , a first transistor 118 , an output resistor 119 and a liquid crystal layer 120 . The logic judgment component includes an AND gate 114 and an anti-gate 117 , the first switch 108 and the second switch 113 are push-button switches disposed on the surface of the glass plate, the first transistor 118 , the second switch 113 Both the transistor 109 and the third transistor 110 are metal-oxide-semiconductor field effect transistors, and are high-voltage components.

該震動感測元件101結合於該玻璃板的表面或中間層,該震動感測元件101的一端接地,該震動感測元件101的另一端電性連接該史密特觸發電路105的一端與該輸入電容104的一端,以及經由該輸入電阻102電性連接該第一電壓源103,該輸入電容104的另一端接地。 The vibration sensing element 101 is combined with the surface or the middle layer of the glass plate, one end of the vibration sensing element 101 is grounded, and the other end of the vibration sensing element 101 is electrically connected to one end of the Schmitt trigger circuit 105 and the One end of the input capacitor 104 is electrically connected to the first voltage source 103 via the input resistor 102 , and the other end of the input capacitor 104 is grounded.

該史密特觸發電路105的另一端電性連接該正反器106的一脈波輸入接腳,該正反器106的一資料輸入接腳電性連接該正反器106的一反向輸出接腳,該正反器106的一輸出接腳與該脈波產生元件112的一端皆電性連接該及閘114的一及閘輸入端,該脈波產生元件112的另一端則電性連接該第二電壓源111。 The other end of the Schmitt trigger circuit 105 is electrically connected to a pulse input pin of the flip-flop 106 , and a data input pin of the flip-flop 106 is electrically connected to an inverted output of the flip-flop 106 pin, an output pin of the flip-flop 106 and one end of the pulse wave generating element 112 are both electrically connected to one and the gate input end of the gate 114, and the other end of the pulse wave generating element 112 is electrically connected The second voltage source 111 .

該及閘114的一及閘輸出端電性連接該反閘117的一反閘輸入端,該反閘117的一反閘輸出端電性連接該第一電晶體118的閘極。該第一電晶體118的源極接地,該第一電晶體118的汲極電性連接該第二電晶體109的閘極,該第二電晶體109的源極與汲極分別電性連接該液晶層120的兩端,該第三電晶體110的閘極電性連接該及閘114的該及閘輸出端與該反閘117的該反閘輸入端, 該第三電晶體110的汲極電性連接該第二電晶體109的汲極及該液晶層120,該第三電晶體110的源極接地,該液晶層120結合於該玻璃板。 A gate output terminal of the AND gate 114 is electrically connected to an antigate input terminal of the flip gate 117 , and an flip gate output terminal of the flip gate 117 is electrically connected to the gate of the first transistor 118 . The source of the first transistor 118 is grounded, the drain of the first transistor 118 is electrically connected to the gate of the second transistor 109 , and the source and drain of the second transistor 109 are electrically connected to the At both ends of the liquid crystal layer 120 , the gate of the third transistor 110 is electrically connected to the gate output terminal of the AND gate 114 and the reverse gate input terminal of the reverse gate 117 , The drain of the third transistor 110 is electrically connected to the drain of the second transistor 109 and the liquid crystal layer 120 , the source of the third transistor 110 is grounded, and the liquid crystal layer 120 is bonded to the glass plate.

該第一切換開關108的一端電性連接該第二電晶體109的汲極,該第一切換開關108的另一端選擇式的電性連接該第三電晶體110的汲極或該第二切換開關113的一端,該第二切換開關113的一端選擇式的電性連接該第一切換開關108的另一端,該第二切換開關113的另一端接地。 One end of the first switch 108 is electrically connected to the drain of the second transistor 109 , and the other end of the first switch 108 is selectively electrically connected to the drain of the third transistor 110 or the second switch One end of the switch 113 and one end of the second switch 113 are selectively electrically connected to the other end of the first switch 108 , and the other end of the second switch 113 is grounded.

該輸出電容116的一端電性連接該第二電晶體109的源極,該輸出電容116的另一端接地。在本發明之較佳實施例中,該輸出電容116為複數電容並聯組成的電容組。 One end of the output capacitor 116 is electrically connected to the source of the second transistor 109 , and the other end of the output capacitor 116 is grounded. In a preferred embodiment of the present invention, the output capacitor 116 is a capacitor group composed of complex capacitors connected in parallel.

要實施該液晶玻璃板調變電路100時,可以將該液晶玻璃板調變電路100切換為一震動控制模式或一手動控制模式。 When implementing the liquid crystal glass panel modulation circuit 100, the liquid crystal glass panel modulation circuit 100 can be switched to a vibration control mode or a manual control mode.

首先說明的是該震動控制模式: The first is the vibration control mode:

要切換至該震動控制模式時,就是將該第一切換開關108電性連接至該第三電晶體110的汲極即可。當切換至該震動控制模式之後,透過敲擊該玻璃板而觸發該震動感測元件101,更明確的說,敲擊該玻璃板時,該玻璃板會產生震動,而震動會改變該震動感測元件101的電阻值。該震動感測元件101常態時是關閉的,舉例來說,假設該第一電壓源103的電壓在3到5伏特之間,且上拉的該輸入電阻102之電阻值約為2.2MΩ時,該震動感測元件101關閉時的電阻值會超過400MΩ,當該玻璃板震動,使該震動感測元件101受到觸發而開啟時,該震動感測元件101的電阻值會低於1MΩ。 To switch to the vibration control mode, it is only necessary to electrically connect the first switch 108 to the drain of the third transistor 110 . After switching to the vibration control mode, the vibration sensing element 101 is triggered by tapping the glass plate. More specifically, when the glass plate is tapped, the glass plate will vibrate, and the vibration will change the vibration sense. The resistance value of the measuring element 101 is measured. The vibration sensing element 101 is normally off. For example, if the voltage of the first voltage source 103 is between 3 and 5 volts, and the resistance value of the pull-up input resistor 102 is about 2.2MΩ, When the vibration sensing element 101 is turned off, the resistance value will exceed 400MΩ. When the glass plate vibrates and the vibration sensing element 101 is triggered and turned on, the resistance value of the vibration sensing element 101 will be lower than 1MΩ.

該震動感測元件101的電阻值改變之後,會使該史密特觸發電路105的輸出電壓準位變動,進而由該正反器106輸出對應敲擊該玻璃板次數的一第一脈波。該脈波產生元件112也會產生一第二脈波,舉例來說,假設該第四電壓源115的電壓在3到5伏特之間,且該脈波產生元件112的低態時間約為1ms時,該脈波產生元件112的高態時間應大於100ms,甚至長到1s。 After the resistance value of the vibration sensing element 101 is changed, the output voltage level of the Schmitt trigger circuit 105 is changed, and then the flip-flop 106 outputs a first pulse wave corresponding to the number of times the glass plate is struck. The pulse wave generating element 112 also generates a second pulse wave. For example, it is assumed that the voltage of the fourth voltage source 115 is between 3 and 5 volts, and the low state time of the pulse wave generating element 112 is about 1 ms , the high state time of the pulse wave generating element 112 should be greater than 100ms, even as long as 1s.

該脈波產生元件112可以防止該液晶層120極化疲乏,讓該液晶層120能定時瞬時回復,且較佳地,回復時間要小於使用者的視覺暫留時間。 The pulse wave generating element 112 can prevent the polarization fatigue of the liquid crystal layer 120 , so that the liquid crystal layer 120 can be restored in a timely manner, and preferably, the restoration time is shorter than the user's visual persistence time.

接著,該邏輯判斷組件再根據該正反器106產生的該第一脈波與該脈波產生元件112產生的該第二脈波,輸出一高電壓或一低電壓。更詳細的說,是由該及閘114比較該第一脈波與該第二脈波,輸出一第一邏輯值,該反閘117再根據該第一邏輯值,輸出一第二邏輯值。 Next, the logic judging component outputs a high voltage or a low voltage according to the first pulse wave generated by the flip-flop 106 and the second pulse wave generated by the pulse wave generating element 112 . More specifically, the sum gate 114 compares the first pulse wave with the second pulse wave to output a first logic value, and the reverse gate 117 outputs a second logic value according to the first logic value.

當該及閘114輸出的該第一邏輯值為0時,該反閘117輸出的該第二邏輯值為1,即為該高電壓,此時,該第一電晶體118開啟(ON),該第二電晶體109開啟,該第三電晶體110關閉(OFF),該第二電晶體109的閘極端電壓接近零伏特,使得該液晶層120之一端電壓會因該液晶層120的漏電流而被放電,直至該液晶層120轉變為一第一狀態。 When the first logic value output by the AND gate 114 is 0, the second logic value output by the anti-gate 117 is 1, which is the high voltage. At this time, the first transistor 118 is turned on (ON), The second transistor 109 is turned on, the third transistor 110 is turned off (OFF), and the gate terminal voltage of the second transistor 109 is close to zero volts, so that a terminal voltage of the liquid crystal layer 120 will be affected by the leakage current of the liquid crystal layer 120 and is discharged until the liquid crystal layer 120 changes to a first state.

當該及閘114輸出的該第一邏輯值為1時,該反閘117輸出的該第二邏輯值為0,即為該低電壓,此時,該第一電晶體118關閉,該第二電晶體109關閉,該第三電晶體110開啟,該第二電晶體109的閘極端電壓接近該第三電壓源107之電壓,且該第三電壓源107為高電壓,使得該液晶層120之該端電壓被充電,直至該液晶層120轉變為一第二狀態。更詳細的說,此時,累積進該液晶層 120的電荷量大幅高於漏電流漏失的電荷量,因此該端電壓會瞬時上升並瞬時通電,該端電壓瞬時上升後,電荷量會快速累積至達到最高電壓。 When the first logic value output by the AND gate 114 is 1, the second logic value output by the anti-gate 117 is 0, which is the low voltage. At this time, the first transistor 118 is turned off, and the second The transistor 109 is turned off, the third transistor 110 is turned on, the gate terminal voltage of the second transistor 109 is close to the voltage of the third voltage source 107, and the third voltage source 107 is a high voltage, so that the liquid crystal layer 120 has a high voltage. The terminal voltage is charged until the liquid crystal layer 120 transitions to a second state. In more detail, at this time, the liquid crystal layer is accumulated The charge amount of 120 is much higher than the amount of charge lost by the leakage current, so the voltage of this terminal will rise instantaneously and energize instantaneously. After the voltage of this terminal rises instantaneously, the amount of charge will quickly accumulate to reach the highest voltage.

藉由該輸出電容116,可以儲存電能,進而延長該液晶層120之該端電壓維持高壓的持續時間。 The output capacitor 116 can store electrical energy, thereby prolonging the duration that the terminal voltage of the liquid crystal layer 120 maintains a high voltage.

要特別補充說明的是,根據該液晶層120的材料不同,該第一狀態可能對應到該液晶層120的液晶分子規則排列或不規則排列,該第二狀態也可能對應到該液晶層120的液晶分子規則排列或不規則排列,而液晶分子規則排列時的透明程度,以及液晶分子不規則排列時的模糊程度,也都依該液晶層120的材料不同而有所改變。 It should be specially added that, according to the different materials of the liquid crystal layer 120 , the first state may correspond to the regular arrangement or irregular arrangement of the liquid crystal molecules of the liquid crystal layer 120 , and the second state may also correspond to the liquid crystal molecules of the liquid crystal layer 120 . The liquid crystal molecules are regularly arranged or irregularly arranged, and the degree of transparency when the liquid crystal molecules are regularly arranged and the degree of ambiguity when the liquid crystal molecules are irregularly arranged also vary according to the material of the liquid crystal layer 120 .

接著要說明的是該手動控制模式: Next is the manual control mode:

要切換至該手動控制模式時,就是將該第一切換開關108電性連接至該第二切換開關113的一端即可。當切換至該手動控制模式之後,該第二電晶體109會根據該第二切換開關113的開啟與否,使該液晶層120轉變為該第一狀態或該第二狀態。 To switch to the manual control mode, it is only necessary to electrically connect the first switch 108 to one end of the second switch 113 . After switching to the manual control mode, the second transistor 109 changes the liquid crystal layer 120 to the first state or the second state according to whether the second switch 113 is turned on or not.

當該第二切換開關113關閉時,該第二電晶體109開啟,與該震動控制模式下該第一邏輯值為0的情況類似,該液晶層120之該端電壓會因該液晶層120的漏電流而被放電,直至該液晶層120轉變為該第一狀態。 When the second switch 113 is turned off, the second transistor 109 is turned on. Similar to the case where the first logic value is 0 in the vibration control mode, the terminal voltage of the liquid crystal layer 120 will be affected by the voltage of the liquid crystal layer 120 . The leakage current is discharged until the liquid crystal layer 120 transitions to the first state.

當該第二切換開關113開啟時,該第二電晶體109關閉,與該震動控制模式下該第一邏輯值為1的情況類似,該液晶層120之該端電壓被充電,直至該液晶層120轉變為該第二狀態。 When the second switch 113 is turned on, the second transistor 109 is turned off. Similar to the case where the first logic value is 1 in the vibration control mode, the terminal voltage of the liquid crystal layer 120 is charged until the liquid crystal layer is 120 transitions to this second state.

該液晶玻璃板調變電路100可以IC化,方便應用於極小化之壓控電路,且該液晶玻璃板調變電路100對該液晶層120的控制較佳,可以根據需求切換為該震動控制模式或該手動控制模式。藉由敲擊該玻璃板後各電子元件的作動,可以改變該液晶玻璃板的透明度,而將該液晶玻璃板應用在不同場所。 The liquid crystal glass panel modulation circuit 100 can be integrated into an IC, which is convenient to be applied to a miniaturized voltage control circuit, and the liquid crystal glass panel modulation circuit 100 preferably controls the liquid crystal layer 120, and can be switched to the vibration mode as required control mode or this manual control mode. The transparency of the liquid crystal glass plate can be changed by the actions of the electronic components after the glass plate is tapped, and the liquid crystal glass plate can be applied in different places.

綜合上述實施例之說明,當可充分瞭解本發明之操作、使用及本發明產生之功效,惟以上所述實施例僅係為本發明之較佳實施例,當不能以此限定本發明實施之範圍,即依本發明申請專利範圍及發明說明內容所作簡單的等效變化與修飾,皆屬本發明涵蓋之範圍內。 Based on the descriptions of the above embodiments, one can fully understand the operation, use and effects of the present invention, but the above-mentioned embodiments are only preferred embodiments of the present invention, which should not limit the implementation of the present invention. Scope, that is, simple equivalent changes and modifications made according to the scope of the patent application of the present invention and the contents of the description of the invention, all fall within the scope of the present invention.

100:液晶玻璃板調變電路 100: LCD glass plate modulation circuit

101:震動感測元件 101: Vibration sensing element

102:輸入電阻 102: Input resistance

103:第一電壓源 103: first voltage source

104:輸入電容 104: Input capacitance

105:史密特觸發電路 105: Schmitt trigger circuit

106:正反器 106: Flip-flop

107:第三電壓源 107: Third voltage source

108:第一切換開關 108: First toggle switch

109:第二電晶體 109: Second transistor

110:第三電晶體 110: The third transistor

111:第二電壓源 111: Second voltage source

112:脈波產生元件 112: Pulse wave generating element

113:第二切換開關 113: Second toggle switch

114:及閘 114: and gate

115:第四電壓源 115: Fourth voltage source

116:輸出電容 116: output capacitor

117:反閘 117: Reverse gate

118:第一電晶體 118: first transistor

119:輸出電阻 119: output resistance

120:液晶層 120: liquid crystal layer

Claims (9)

一種液晶玻璃板調變電路,結合於一玻璃板,該液晶玻璃板調變電路包含:一第一電壓源;一震動感測元件,結合於該玻璃板的表面或中間層,該震動感測元件電性連接該第一電壓源;一史密特觸發電路,電性連接該震動感測元件;一正反器,電性連接該史密特觸發電路;一邏輯判斷組件,有一輸入端及一輸出端,該正反器電性連接該邏輯判斷組件的該輸入端;一脈波產生元件,電性連接該邏輯判斷組件的該輸入端;一第一電晶體,電性連接該邏輯判斷組件的該輸出端;一第二電晶體,電性連接該第一電晶體;一第三電晶體,電性連接該第二電晶體;以及一液晶層,包括複數液晶分子,該液晶層結合於該玻璃板,該液晶層電性連接該第二電晶體及該第三電晶體;透過敲擊該玻璃板而觸發該震動感測元件,並經由該史密特觸發電路及該正反器輸出一第一脈波,該邏輯判斷組件再根據該第一脈波與該脈波產生元件產生的一第二脈波,輸出一高電壓或一低電壓,該第一電晶體、該第二電晶體及該第三電晶體根據該高電壓或該低電壓分別開啟或關閉,進而改變該液晶層為一第一狀態或一第二狀態,其中,該第一狀態為該液晶層的該等液晶分子規則排 列或不規則排列之其中一種狀態,該第二狀態為該液晶層的該等液晶分子規則排列或不規則排列之另一種狀態。 A liquid crystal glass plate modulation circuit is combined with a glass plate, the liquid crystal glass plate modulation circuit comprises: a first voltage source; a vibration sensing element, combined with the surface or the middle layer of the glass plate, the vibration The sensing element is electrically connected to the first voltage source; a Schmitt trigger circuit is electrically connected to the vibration sensing element; a flip-flop is electrically connected to the Schmitt trigger circuit; a logic judgment component has an input terminal and an output terminal, the flip-flop is electrically connected to the input terminal of the logic judgment component; a pulse wave generating element is electrically connected to the input terminal of the logic judgment component; a first transistor is electrically connected to the input terminal of the logic judgment component the output end of the logic judgment component; a second transistor electrically connected to the first transistor; a third transistor electrically connected to the second transistor; and a liquid crystal layer including a plurality of liquid crystal molecules, the liquid crystal The layer is bonded to the glass plate, the liquid crystal layer is electrically connected to the second transistor and the third transistor; the vibration sensing element is triggered by tapping the glass plate, and the Schmitt trigger circuit and the positive The inverter outputs a first pulse wave, and the logic judgment component outputs a high voltage or a low voltage according to the first pulse wave and a second pulse wave generated by the pulse wave generating element. The first transistor, the The second transistor and the third transistor are respectively turned on or off according to the high voltage or the low voltage, thereby changing the liquid crystal layer to a first state or a second state, wherein the first state is a state of the liquid crystal layer. These liquid crystal molecules are regularly arranged One of the states of alignment or irregular arrangement, the second state is another state of regular arrangement or irregular arrangement of the liquid crystal molecules of the liquid crystal layer. 如請求項1之液晶玻璃板調變電路,進一步,該邏輯判斷組件包含一及閘,以及電性連接該及閘的一反閘,該及閘電性連接該正反器及該脈波產生元件,該反閘則電性連接該第一電晶體及該第三電晶體。 According to the liquid crystal glass panel modulation circuit of claim 1, further, the logic judging component includes an AND gate, and an anti-gate electrically connected to the AND gate, and the AND gate is electrically connected to the flip-flop and the pulse wave generating element, and the anti-gate is electrically connected to the first transistor and the third transistor. 如請求項2之液晶玻璃板調變電路,其中,該震動感測元件的一端接地,震動感測元件的另一端電性連接該史密特觸發電路的一端,該史密特觸發電路的另一端電性連接該正反器的一脈波輸入接腳,該正反器的一資料輸入接腳電性連接該正反器的一反向輸出接腳,該正反器的一輸出接腳與該脈波產生元件皆電性連接該及閘的一及閘輸入端,該及閘的一及閘輸出端電性連接該反閘的一反閘輸入端,該反閘的一反閘輸出端電性連接該第一電晶體的閘極,該第一電晶體的源極接地,該第一電晶體的汲極電性連接該第二電晶體的閘極,該第二電晶體的源極與汲極分別電性連接該液晶層的兩端,該第三電晶體的閘極電性連接該及閘的該及閘輸出端與該反閘的該反閘輸入端,該第三電晶體的汲極電性連接該第二電晶體的汲極,該第三電晶體的源極接地。 The liquid crystal glass panel modulation circuit of claim 2, wherein one end of the vibration sensing element is grounded, the other end of the vibration sensing element is electrically connected to one end of the Schmitt trigger circuit, and the Schmitt trigger circuit is The other end is electrically connected to a pulse input pin of the flip-flop, a data input pin of the flip-flop is electrically connected to a reverse output pin of the flip-flop, and an output of the flip-flop is connected to a reverse output pin of the flip-flop. The pin and the pulse wave generating element are both electrically connected to a gate input terminal and a gate input terminal of the reverse gate. The output terminal is electrically connected to the gate of the first transistor, the source of the first transistor is grounded, the drain of the first transistor is electrically connected to the gate of the second transistor, and the second transistor is The source electrode and the drain electrode are respectively electrically connected to two ends of the liquid crystal layer, the gate electrode of the third transistor is electrically connected to the AND gate output terminal of the AND gate and the reverse gate input terminal of the reverse gate, the third transistor The drain of the transistor is electrically connected to the drain of the second transistor, and the source of the third transistor is grounded. 如請求項2之液晶玻璃板調變電路,其中,當該及閘輸出的一第一邏輯值為0時,該反閘輸出的一第二邏輯值為1,即為該高電壓,該第一電晶體開啟,該第二電晶體開啟,該第三電晶體關閉,使得該液晶層之一端電壓被放電直至該液晶層轉變為該第一狀態。 The liquid crystal glass panel modulation circuit of claim 2, wherein when a first logic value of the AND gate output is 0, a second logic value of the reverse gate output is 1, which is the high voltage, and the The first transistor is turned on, the second transistor is turned on, and the third transistor is turned off, so that a terminal voltage of the liquid crystal layer is discharged until the liquid crystal layer changes to the first state. 如請求項2之液晶玻璃板調變電路,其中,當該及閘輸出的一第一邏輯值為1時,該反閘輸出的一第二邏輯值為0,即為該低電壓,該第一電晶體 關閉,該第二電晶體關閉,該第三電晶體開啟,使得該液晶層之一端電壓被充電直至該液晶層轉變為該第二狀態。 The liquid crystal glass panel modulation circuit of claim 2, wherein when a first logic value of the AND gate output is 1, a second logic value of the reverse gate output is 0, which is the low voltage, and the first transistor When turned off, the second transistor is turned off, and the third transistor is turned on, so that a terminal voltage of the liquid crystal layer is charged until the liquid crystal layer transitions to the second state. 如請求項1之液晶玻璃板調變電路,進一步,有一第一切換開關及一第二切換開關,該第一切換開關的一端電性連接該第二電晶體的汲極,該第一切換開關的另一端選擇式的電性連接該第三電晶體的汲極或該第二切換開關的一端,該第二切換開關的一端選擇式的電性連接該第一切換開關的另一端,該第二切換開關的另一端接地;當將該第一切換開關電性連接至該第三電晶體的汲極時,該第二電晶體根據該高電壓或該低電壓,使該液晶層轉變為該第一狀態或該第二狀態;當將該第一切換開關電性連接至該第二切換開關的一端時,該第二電晶體根據該第二切換開關的開啟與否,使該液晶層轉變為該第一狀態或該第二狀態。 According to the liquid crystal glass panel modulation circuit of claim 1, further, there is a first switch and a second switch, one end of the first switch is electrically connected to the drain of the second transistor, and the first switch is The other end of the switch is selectively electrically connected to the drain of the third transistor or one end of the second switch, and one end of the second switch is selectively electrically connected to the other end of the first switch, the The other end of the second switch is grounded; when the first switch is electrically connected to the drain of the third transistor, the second transistor changes the liquid crystal layer into a the first state or the second state; when the first switch is electrically connected to one end of the second switch, the second transistor causes the liquid crystal layer to be activated according to whether the second switch is turned on or not. transition to the first state or the second state. 如請求項6之液晶玻璃板調變電路,其中,該第一切換開關及/或該第二切換開關為設置在該玻璃板表面的按鍵式開關。 The liquid crystal glass plate modulation circuit of claim 6, wherein the first switch and/or the second switch are push-button switches disposed on the surface of the glass plate. 如請求項1之液晶玻璃板調變電路,進一步,有一輸出電容,該輸出電容的一端電性連接該第二電晶體的源極,該輸出電容的另一端接地。 According to the liquid crystal glass plate modulation circuit of claim 1, further, there is an output capacitor, one end of the output capacitor is electrically connected to the source of the second transistor, and the other end of the output capacitor is grounded. 如請求項1之液晶玻璃板調變電路,其中,該第一電晶體、該第二電晶體及該第三電晶體皆為金屬氧化物半導體場效電晶體。 The liquid crystal glass panel modulation circuit of claim 1, wherein the first transistor, the second transistor and the third transistor are all metal oxide semiconductor field effect transistors.
TW109135973A 2020-10-16 2020-10-16 LCD glass panel modulation circuit TWI767363B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW109135973A TWI767363B (en) 2020-10-16 2020-10-16 LCD glass panel modulation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW109135973A TWI767363B (en) 2020-10-16 2020-10-16 LCD glass panel modulation circuit

Publications (2)

Publication Number Publication Date
TW202217419A TW202217419A (en) 2022-05-01
TWI767363B true TWI767363B (en) 2022-06-11

Family

ID=82558521

Family Applications (1)

Application Number Title Priority Date Filing Date
TW109135973A TWI767363B (en) 2020-10-16 2020-10-16 LCD glass panel modulation circuit

Country Status (1)

Country Link
TW (1) TWI767363B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2605368Y (en) * 2003-01-28 2004-03-03 郭晓博 Colour-changing window
CN101910930A (en) * 2007-12-31 2010-12-08 摩托罗拉公司 Device and method for reducing optical blurring
CN104428740A (en) * 2014-10-14 2015-03-18 华为技术有限公司 Terminal with variable color

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2605368Y (en) * 2003-01-28 2004-03-03 郭晓博 Colour-changing window
CN101910930A (en) * 2007-12-31 2010-12-08 摩托罗拉公司 Device and method for reducing optical blurring
CN104428740A (en) * 2014-10-14 2015-03-18 华为技术有限公司 Terminal with variable color

Also Published As

Publication number Publication date
TW202217419A (en) 2022-05-01

Similar Documents

Publication Publication Date Title
US8749209B2 (en) System and method for providing adaptive dead times
US20120262410A1 (en) Touch panel and driving device for the same
US20150042363A1 (en) Capacitance measuring circuit of a touch sensor and capacitive touch panel having the capacitance measuring circuit
TW200710818A (en) Pulse output circuit, shift register and display device
CN107449810A (en) Electric capacity measure circuit, the input unit for having used it, electronic equipment
KR960036105A (en) Thin film integrated circuit
US6437575B1 (en) Low-voltage detecting circuit
TWI439900B (en) An active touch sensing circuit apparatus
TWI220696B (en) Testing device and its operation method of the flat-panel display
JP5293577B2 (en) Touch panel input device, touch panel drive device, touch panel drive method, and system display
CN110545095A (en) Rapid power-down signal detection circuit and power-on reset device for detecting power supply voltage jitter
TWI767363B (en) LCD glass panel modulation circuit
US20050168430A1 (en) Method and apparatus to enhance contrast in electro-optical display devices
TWI474615B (en) Delay circuit
TWI701585B (en) Ultrasonic pixel circuit and related display device
US20200026378A1 (en) Touch display control circuit, control method and electronic device
TW200811792A (en) Power supply circuit and liquid crystal display device using the same
US7755298B2 (en) Power supply circuit with soft start circuit
JP3737006B2 (en) Method for reducing residual image on liquid crystal display
JP2011048225A (en) Liquid crystal display device
CN114488592A (en) Liquid crystal glass plate modulation circuit
CN208272943U (en) A kind of electrification reset circuit, chip and intelligent door lock
CN203573622U (en) Voltage comparison circuit and liquid crystal display comprising same
Cheng et al. Threshold switching enabled sub-pW-leakage, hysteresis-free circuits
TW201011376A (en) LCD panel