TW350129B - Manufacturing method of semiconductor formation latches the invention relates to a manufacturing method of semiconductor formation latches - Google Patents
Manufacturing method of semiconductor formation latches the invention relates to a manufacturing method of semiconductor formation latchesInfo
- Publication number
- TW350129B TW350129B TW086108491A TW86108491A TW350129B TW 350129 B TW350129 B TW 350129B TW 086108491 A TW086108491 A TW 086108491A TW 86108491 A TW86108491 A TW 86108491A TW 350129 B TW350129 B TW 350129B
- Authority
- TW
- Taiwan
- Prior art keywords
- latches
- manufacturing
- semiconductor formation
- metal layer
- relates
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/7684—Smoothing; Planarisation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
- Weting (AREA)
Abstract
A sort of manufacturing method of semiconductor formation latches, including: etching on the silicon substrate the insulation layer for forming of the contact hole; forming by the insulator, including said contact hole the first metal layer, for embedding of the metal into said contact hole; forming in said first metal layer the second metal layer, which has an etch rate lower than the first metal layer, with a poorer step coating capacity; etch by means of carpet etching the first and the second metal layer.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960024938A KR100221584B1 (en) | 1996-06-28 | 1996-06-28 | Forming method for plug of semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
TW350129B true TW350129B (en) | 1999-01-11 |
Family
ID=19464167
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW086108491A TW350129B (en) | 1996-06-28 | 1997-06-18 | Manufacturing method of semiconductor formation latches the invention relates to a manufacturing method of semiconductor formation latches |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPH1065005A (en) |
KR (1) | KR100221584B1 (en) |
TW (1) | TW350129B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100472722B1 (en) * | 1999-06-30 | 2005-03-07 | 주식회사 하이닉스반도체 | Method for forming line and plug metal wire capable of reducing damage of under layer |
KR100671561B1 (en) * | 2004-12-27 | 2007-01-19 | 동부일렉트로닉스 주식회사 | Method of forming interconnection line for semiconductor device |
-
1996
- 1996-06-28 KR KR1019960024938A patent/KR100221584B1/en not_active IP Right Cessation
-
1997
- 1997-06-18 TW TW086108491A patent/TW350129B/en active
- 1997-06-23 JP JP9165857A patent/JPH1065005A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
KR980005570A (en) | 1998-03-30 |
KR100221584B1 (en) | 1999-09-15 |
JPH1065005A (en) | 1998-03-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2002041378A3 (en) | Semiconductor structure and process for fabricating same | |
TW350133B (en) | Method of formation of on-line in copper | |
EP0406025A3 (en) | Method for fabricating a semiconductor device in which an insulating layer thereof has a uniform thickness | |
TW353797B (en) | Method of shallow trench isolation | |
TW345743B (en) | Method for forming side contact of semiconductor device | |
TW350129B (en) | Manufacturing method of semiconductor formation latches the invention relates to a manufacturing method of semiconductor formation latches | |
TW346666B (en) | Process for producing dielectric layer in an integrated circuit | |
TW339462B (en) | Vertical sidewall nitride etch process | |
TW374203B (en) | A method for forming a fine contact hole in a semiconductor device | |
TW429523B (en) | Method of manufacturing semiconductor device | |
EP0798771A3 (en) | Silicon wafer comprising an amorphous silicon layer and method of manufacturing the same by plasma enhanced chemical vapor deposition (PECVD) | |
JPS6482620A (en) | Manufacture of semiconductor device | |
WO2002037576A3 (en) | Semiconductor device and method for producing the same | |
TW345696B (en) | Method and device for manufacturing semiconductor device | |
TW351015B (en) | Semiconductor and its manufacturing method the invention relats to a semiconductor and its manufacturing method | |
TW342530B (en) | Process for forming a semiconductor tungsten plug | |
TW358227B (en) | Half-embedded metal manufacturing for improvement of planarization of Ics | |
JPS6477961A (en) | Manufacture of semiconductor device | |
TW375782B (en) | Method of forming intermediate insulation layer in semiconductor device | |
EP1085563A3 (en) | Process for etching an insulating layer and forming a semiconductor device | |
KR930011116A (en) | Manufacturing Method of Semiconductor Device | |
TW374234B (en) | Method for manufacturing a damascene interconnect structure | |
TW429491B (en) | Method for enhancing adhesion between copper and silicon nitride | |
TW428276B (en) | Method for increasing the reliability of gate oxide layer | |
TW358974B (en) | Method of manufacturing self-aligned silicide |