TW202005268A - Operational amplifier device with improved output voltage response including a signal adjustment unit and an operational amplifier unit - Google Patents

Operational amplifier device with improved output voltage response including a signal adjustment unit and an operational amplifier unit Download PDF

Info

Publication number
TW202005268A
TW202005268A TW107117506A TW107117506A TW202005268A TW 202005268 A TW202005268 A TW 202005268A TW 107117506 A TW107117506 A TW 107117506A TW 107117506 A TW107117506 A TW 107117506A TW 202005268 A TW202005268 A TW 202005268A
Authority
TW
Taiwan
Prior art keywords
voltage
operational amplifier
resistor
terminal
electrically connected
Prior art date
Application number
TW107117506A
Other languages
Chinese (zh)
Inventor
楊松霈
周煥銘
Original Assignee
崑山科技大學
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 崑山科技大學 filed Critical 崑山科技大學
Priority to TW107117506A priority Critical patent/TW202005268A/en
Publication of TW202005268A publication Critical patent/TW202005268A/en

Links

Images

Landscapes

  • Amplifiers (AREA)

Abstract

An operational amplifier device includes a signal adjustment unit and an operational amplifier unit. The signal adjustment unit is used for receiving an input voltage, amplifying the input voltage and performing phase compensating to generate an adjustment voltage. The operational amplifier unit is electrically connected to the signal adjustment unit to receive the adjustment voltage, and amplifies the adjustment voltage to generate an output voltage.

Description

具提升輸出電壓響應之運算放大裝置Operational amplification device with improved output voltage response

本發明是有關於一種運算放大裝置,特別是指一種具提升輸出電壓響應之運算放大裝置。The invention relates to an operational amplifier device, in particular to an operational amplifier device with improved output voltage response.

參閱圖1,習知運算放大裝置1用來將一輸入電壓vi進行放大,以產生一輸出電壓vo。然而,該輸出電壓vo會受一電阻器11及一電容器12的一時間常數τ影響,而造成該輸出電壓vo的一電壓值要經過一延遲時間後才會到達一穩定電壓值。Referring to FIG. 1, the conventional operational amplifier 1 is used to amplify an input voltage vi to generate an output voltage vo. However, the output voltage vo is affected by a time constant τ of a resistor 11 and a capacitor 12, and a voltage value of the output voltage vo will reach a stable voltage value after a delay time.

舉例來說,當電阻器11、13各自的一電阻值為10k歐姆,該電容器12的一電容值為0.01u法拉時,根據該運算放大裝置1所得之模擬結果如圖2所示。從圖2可得知,當該輸入電壓vi由0V上升至5V時,該輸出電壓vo會延遲約500us才由0V上升至5V(即,該延遲時間約為500us,該穩定電壓值為5V)。因此,如何設計出可縮短該延遲時間以提升該輸出電壓vo響應之運算放大裝置為相關業者所致力的目標之一。For example, when a resistance value of each of the resistors 11 and 13 is 10 k ohms and a capacitance value of the capacitor 12 is 0.01 u farad, the simulation result obtained by the operational amplifier 1 is shown in FIG. 2. It can be seen from FIG. 2 that when the input voltage vi rises from 0V to 5V, the output voltage vo will delay about 500us before rising from 0V to 5V (that is, the delay time is about 500us, and the stable voltage value is 5V) . Therefore, how to design an operational amplifying device that can shorten the delay time to increase the response of the output voltage vo is one of the goals of the related industry.

因此,本發明的目的,即在提供一種可提升輸出電壓響應的運算放大裝置。Therefore, the object of the present invention is to provide an operational amplifier device that can improve the output voltage response.

於是,本發明運算放大裝置包含一信號調整單元,及一運算放大單元。Therefore, the operational amplification device of the present invention includes a signal adjustment unit and an operational amplification unit.

該信號調整單元用於接收一輸入電壓,並將該輸入電壓放大及相位補償,以產生一調整電壓。The signal adjustment unit is used for receiving an input voltage, amplifying the input voltage and phase compensation to generate an adjustment voltage.

該運算放大單元電連接該信號調整單元以接收該調整電壓,並將該調整電壓放大以產生一輸出電壓。The operational amplifier unit is electrically connected to the signal adjustment unit to receive the adjustment voltage, and amplifies the adjustment voltage to generate an output voltage.

本發明的功效在於:藉由該信號調整單元將該輸入電壓進行放大及相位補償,進而達到提升該運算放大裝置之該輸出電壓的響應。The effect of the present invention is that the input voltage is amplified and phase-compensated by the signal adjustment unit, and then the response of the output voltage of the operational amplifier is improved.

參閱圖3,本發明運算放大裝置的一實施例,包含一信號調整單元2,及一運算放大單元3。Referring to FIG. 3, an embodiment of the operational amplifier device of the present invention includes a signal adjustment unit 2 and an operational amplifier unit 3.

該信號調整單元2用於接收一輸入電壓Vi,並將該輸入電壓Vi放大及相位補償,以產生一調整電壓Vd。在此實施例中,該信號調整單元2包括一增益放大電路21,及一相位超前補償電路22。The signal adjustment unit 2 is used to receive an input voltage Vi, and amplify the input voltage Vi and phase compensate to generate an adjustment voltage Vd. In this embodiment, the signal adjustment unit 2 includes a gain amplifier circuit 21 and a phase lead compensation circuit 22.

該增益放大電路21用於接收該輸入電壓Vi,並將該輸入電壓Vi放大以產生一放大電壓Va。在此實施例中,該增益放大電路21包括一運算放大器211,及第一與第二輸入電阻器212、213。The gain amplifier circuit 21 is used to receive the input voltage Vi and amplify the input voltage Vi to generate an amplified voltage Va. In this embodiment, the gain amplifying circuit 21 includes an operational amplifier 211, and first and second input resistors 212 and 213.

該運算放大器211具有一用於接收該輸入電壓Vi的非反相輸入端、一反相輸入端,及一輸出該放大電壓Va的輸出端。該第一輸入電阻器212電連接在該運算放大器211之該反相輸入端與地間。該第二輸入電阻器213電連接在該運算放大器211之該反相輸入端及該輸出端間。The operational amplifier 211 has a non-inverting input terminal for receiving the input voltage Vi, an inverting input terminal, and an output terminal for outputting the amplified voltage Va. The first input resistor 212 is electrically connected between the inverting input terminal of the operational amplifier 211 and ground. The second input resistor 213 is electrically connected between the inverting input terminal and the output terminal of the operational amplifier 211.

該相位超前補償電路22電連接該增益放大電路21之該運算放大器211的該輸出端以接收該放大電壓Va,並將該放大電壓Va的一相位提前以產生該調整電壓Vd。在此實施例中,該相位超前補償電路22包括第一與第二電阻器221、222,及一電容器223。The phase lead compensation circuit 22 is electrically connected to the output terminal of the operational amplifier 211 of the gain amplifier circuit 21 to receive the amplified voltage Va, and advances a phase of the amplified voltage Va to generate the adjusted voltage Vd. In this embodiment, the phase lead compensation circuit 22 includes first and second resistors 221 and 222, and a capacitor 223.

該第一電阻器221具有一電連接該運算放大器211的該輸出端以接收該放大電壓Va的第一端,及一第二端。該第二電阻器222電連接在該第一電阻器221的該第二端與地間,且該第二電阻器222的一跨壓作為該調整電壓Vd。該電容器223電連接在該第一電阻器221的該等第一及第二端間。The first resistor 221 has a first terminal electrically connected to the output terminal of the operational amplifier 211 to receive the amplified voltage Va, and a second terminal. The second resistor 222 is electrically connected between the second end of the first resistor 221 and ground, and a voltage across the second resistor 222 is used as the adjustment voltage Vd. The capacitor 223 is electrically connected between the first and second ends of the first resistor 221.

該運算放大單元3電連接該信號調整單元2之該第一電阻器221的該第二端以接收該調整電壓Vd,並將該調整電壓Vd放大以產生一輸出電壓Vo。在此實施例中,該運算放大單元3包括一運算放大器31、第一與第二電阻器32、33,及一電容器34。The operational amplifier unit 3 is electrically connected to the second end of the first resistor 221 of the signal adjustment unit 2 to receive the adjustment voltage Vd, and amplifies the adjustment voltage Vd to generate an output voltage Vo. In this embodiment, the operational amplifier unit 3 includes an operational amplifier 31, first and second resistors 32, 33, and a capacitor 34.

該運算放大器31具有一電連接該第一電阻器221的該第二端以接收該調整電壓Vd的非反相輸入端、一反相輸入端,及一輸出端。該第一電阻器32電連接在該運算放大器31之該反相輸入端及該輸出端間。該第二電阻器33電連接在該運算放大器31之該反相輸入端與地間。該電容器34並聯連接該第一電阻器32,且該電容器34的一跨壓作為該輸出電壓Vo。The operational amplifier 31 has a non-inverting input terminal electrically connected to the second terminal of the first resistor 221 to receive the adjustment voltage Vd, an inverting input terminal, and an output terminal. The first resistor 32 is electrically connected between the inverting input terminal and the output terminal of the operational amplifier 31. The second resistor 33 is electrically connected between the inverting input terminal of the operational amplifier 31 and ground. The capacitor 34 is connected in parallel to the first resistor 32, and a voltage across the capacitor 34 is used as the output voltage Vo.

參閱圖4,其為該第一輸入電阻器212、該等第一電阻器32、221、該第二電阻器33各自的一電阻值為10k歐姆,該第二輸入電阻器213的一電阻值為20k歐姆,該第二電阻器222的一電阻值為5k歐姆,該等電容器223、34各自的一電容值為0.01u法拉時,該實施例的該輸入電壓Vi及該輸出電壓Vo各自對時間的變化。從圖4可得知,當該輸入電壓Vi由0V上升至5V時,該輸出電壓Vo僅延遲約200us即由0V上升至5V,相較於習知圖2中的一輸入電壓vi由0V上升至5V時,相對應的一輸出電壓vo會延遲約500us才上升至5V而言,該實施例之運算放大裝置確實可縮短該輸出電壓Vo到達一穩定電壓值(即,5V)的一延遲時間(由約500us縮短至約200us),進而達到提升該輸出電壓Vo響應之功效。Referring to FIG. 4, it is a resistance value of the first input resistor 212, the first resistors 32, 221, and the second resistor 33 each being 10k ohm, and a resistance value of the second input resistor 213 Is 20k ohm, a resistance value of the second resistor 222 is 5k ohm, and a capacitance value of each of the capacitors 223, 34 is 0.01u farad, the input voltage Vi and the output voltage Vo of the embodiment are each paired Changes in time. It can be seen from FIG. 4 that when the input voltage Vi rises from 0V to 5V, the output voltage Vo rises from 0V to 5V with a delay of only about 200us, which is increased from 0V compared to an input voltage vi in FIG. 2. When it reaches 5V, the corresponding output voltage vo will delay about 500us before it rises to 5V. The operational amplifier of this embodiment can really shorten the delay time of the output voltage Vo reaching a stable voltage value (ie, 5V) (Short from about 500us to about 200us), and then to achieve the effect of improving the output voltage Vo response.

綜上所述,藉由該信號調整單元2來將該輸入電壓Vi進行放大及相位補償,可縮短該輸出電壓Vo到達該穩定電壓值時所需的該延遲時間,如此一來,達到提升本實施例的該運算放大裝置之該輸出電壓Vo響應的目的。In summary, the signal adjustment unit 2 amplifies and phase-compensates the input voltage Vi, so that the delay time required when the output voltage Vo reaches the stable voltage value can be shortened. The purpose of the output voltage Vo response of the operational amplifier of the embodiment.

惟以上所述者,僅為本發明的實施例而已,當不能以此限定本發明實施的範圍,凡是依本發明申請專利範圍及專利說明書內容所作的簡單的等效變化與修飾,皆仍屬本發明專利涵蓋的範圍內。However, the above are only examples of the present invention, and the scope of implementation of the present invention cannot be limited by this, any simple equivalent changes and modifications made according to the scope of the patent application of the present invention and the content of the patent specification are still classified as Within the scope of the invention patent.

2‧‧‧信號調整單元21‧‧‧增益放大電路211‧‧‧運算放大器212‧‧‧第一輸入電阻器213‧‧‧第二輸入電阻器22‧‧‧相位超前補償電路221‧‧‧第一電阻器222‧‧‧第二電阻器223‧‧‧電容器3‧‧‧運算放大單元31‧‧‧運算放大器32‧‧‧第一電阻器33‧‧‧第二電阻器34‧‧‧電容器Va‧‧‧放大電壓Vd‧‧‧調整電壓Vi‧‧‧輸入電壓Vo‧‧‧輸出電壓 2‧‧‧Signal adjustment unit 21‧‧‧Gain amplifier circuit 211‧‧‧Operation amplifier 212‧‧‧First input resistor 213‧‧‧Second input resistor 22‧‧‧‧Phase lead compensation circuit 221‧‧‧ First resistor 222‧‧‧ Second resistor 223‧‧‧Capacitor 3‧‧‧Operation amplifier unit 31‧‧‧Operation amplifier 32‧‧‧ First resistor 33‧‧‧Second resistor 34‧‧‧ Capacitor Va‧‧‧amplified voltage Vd‧‧‧adjusted voltage Vi‧‧‧input voltage Vo‧‧‧output voltage

本發明的其他的特徵及功效,將於參照圖式的實施方式中清楚地呈現,其中: 圖1是一電路圖,說明習知運算放大裝置; 圖2是一模擬圖,說明該習知運算放大裝置的一輸入電壓及一輸出電壓各自對時間的變化; 圖3是一電路圖,說明本發明運算放大裝置之一實施例;及 圖4是一模擬圖,說明該實施例的一輸入電壓及一輸出電壓各自對時間的變化。Other features and functions of the present invention will be clearly presented in the embodiment with reference to the drawings, in which: FIG. 1 is a circuit diagram illustrating a conventional operation amplification device; FIG. 2 is a simulation diagram illustrating the conventional operation amplification The changes of an input voltage and an output voltage of the device with respect to time respectively; FIG. 3 is a circuit diagram illustrating an embodiment of the operational amplifier device of the present invention; and FIG. 4 is a simulation diagram illustrating an input voltage and an embodiment of the embodiment The output voltage varies with time.

2‧‧‧信號調整單元 2‧‧‧Signal adjustment unit

21‧‧‧增益放大電路 21‧‧‧Gain amplifier circuit

211‧‧‧運算放大器 211‧‧‧Operational amplifier

212‧‧‧第一輸入電阻器 212‧‧‧First input resistor

213‧‧‧第二輸入電阻器 213‧‧‧ Second input resistor

22‧‧‧相位超前補償電路 22‧‧‧Phase lead compensation circuit

221‧‧‧第一電阻器 221‧‧‧ First resistor

222‧‧‧第二電阻器 222‧‧‧Second resistor

223‧‧‧電容器 223‧‧‧Capacitor

3‧‧‧運算放大單元 3‧‧‧Amplification unit

31‧‧‧運算放大器 31‧‧‧Operational amplifier

32‧‧‧第一電阻器 32‧‧‧First resistor

33‧‧‧第二電阻器 33‧‧‧Second resistor

34‧‧‧電容器 34‧‧‧Capacitor

Va‧‧‧放大電壓 Va‧‧‧amplified voltage

Vd‧‧‧調整電壓 Vd‧‧‧adjust voltage

Vi‧‧‧輸入電壓 Vi‧‧‧Input voltage

Vo‧‧‧輸出電壓 Vo‧‧‧ output voltage

Claims (6)

一種運算放大裝置,包含: 一信號調整單元,用於接收一輸入電壓,並將該輸入電壓放大及相位補償,以產生一調整電壓;及 一運算放大單元,電連接該信號調整單元以接收該調整電壓,並將該調整電壓放大以產生一輸出電壓。An operational amplifier device includes: a signal adjustment unit for receiving an input voltage, and amplifying the input voltage and phase compensation to generate an adjustment voltage; and an operational amplification unit electrically connected to the signal adjustment unit to receive the Adjust the voltage and amplify the adjusted voltage to generate an output voltage. 如請求項1所述的運算放大裝置,其中,該信號調整單元包括 一增益放大電路,用於接收該輸入電壓,並將該輸入電壓放大以產生一放大電壓,及 一相位超前補償電路,電連接該增益放大電路以接收該放大電壓,並將該放大電壓的一相位提前以產生該調整電壓。The operational amplifier device according to claim 1, wherein the signal adjustment unit includes a gain amplifier circuit for receiving the input voltage and amplifying the input voltage to generate an amplified voltage, and a phase lead compensation circuit The gain amplifier circuit is connected to receive the amplified voltage and advance a phase of the amplified voltage to generate the adjusted voltage. 如請求項2所述的運算放大裝置,其中,該增益放大電路包括 一運算放大器,具有一用於接收該輸入電壓的非反相輸入端、一反相輸入端,及一輸出該放大電壓的輸出端, 一第一輸入電阻器,電連接在該運算放大器之該反相輸入端與地間,及 一第二輸入電阻器,電連接在該運算放大器之該反相輸入端及該輸出端間。The operational amplifier device according to claim 2, wherein the gain amplification circuit includes an operational amplifier having a non-inverting input terminal for receiving the input voltage, an inverting input terminal, and an output terminal for outputting the amplified voltage The output terminal, a first input resistor, is electrically connected between the inverting input terminal of the operational amplifier and ground, and a second input resistor is electrically connected between the inverting input terminal and the output terminal of the operational amplifier between. 如請求項2所述的運算放大裝置,其中,該相位超前補償電路包括 一第一電阻器,具有一電連接該增益放大電路以接收該放大電壓的第一端,及一第二端, 一第二電阻器,電連接在該第一電阻器的該第二端與地間,且該第二電阻器的一跨壓作為該調整電壓,及 一電容器,電連接在該第一電阻器的該等第一及第二端間。The operational amplifier device according to claim 2, wherein the phase advance compensation circuit includes a first resistor having a first terminal electrically connected to the gain amplifier circuit to receive the amplified voltage, and a second terminal, a A second resistor is electrically connected between the second end of the first resistor and ground, and a voltage across the second resistor is used as the adjustment voltage, and a capacitor is electrically connected to the first resistor Between these first and second ends. 如請求項4所述的運算放大裝置,其中,該增益放大電路包括 一運算放大器,具有一用於接收該輸入電壓的非反相輸入端、一反相輸入端,及一電連接該第一電阻器之該第一端且輸出該放大電壓的輸出端, 一第一輸入電阻器,電連接在該運算放大器之該反相輸入端與地間,及 一第二輸入電阻器,電連接在該運算放大器之該反相輸入端及該輸出端間。The operational amplifier device according to claim 4, wherein the gain amplification circuit includes an operational amplifier having a non-inverting input terminal for receiving the input voltage, an inverting input terminal, and an electrical connection to the first The first terminal of the resistor and the output terminal that outputs the amplified voltage, a first input resistor electrically connected between the inverting input terminal of the operational amplifier and ground, and a second input resistor electrically connected at Between the inverting input terminal and the output terminal of the operational amplifier. 如請求項1所述的運算放大裝置,其中,該運算放大單元包括 一運算放大器,具有一電連接該信號調整單元且接收來自該信號調整單元的該調整電壓的非反相輸入端、一反相輸入端,及一輸出端, 一第一電阻器,電連接在該運算放大器之該反相輸入端及該輸出端間, 一第二電阻器,電連接在該運算放大器之該反相輸入端與地間,及 一電容器,並聯連接該第一電阻器,且該電容器的一跨壓作為該輸出電壓。The operational amplifier device according to claim 1, wherein the operational amplifier unit includes an operational amplifier having a non-inverting input terminal electrically connected to the signal adjustment unit and receiving the adjustment voltage from the signal adjustment unit A phase input terminal, and an output terminal, a first resistor electrically connected between the inverting input terminal and the output terminal of the operational amplifier, a second resistor electrically connected to the inverting input of the operational amplifier Between the terminal and ground, and a capacitor, the first resistor is connected in parallel, and a voltage across the capacitor is used as the output voltage.
TW107117506A 2018-05-23 2018-05-23 Operational amplifier device with improved output voltage response including a signal adjustment unit and an operational amplifier unit TW202005268A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW107117506A TW202005268A (en) 2018-05-23 2018-05-23 Operational amplifier device with improved output voltage response including a signal adjustment unit and an operational amplifier unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW107117506A TW202005268A (en) 2018-05-23 2018-05-23 Operational amplifier device with improved output voltage response including a signal adjustment unit and an operational amplifier unit

Publications (1)

Publication Number Publication Date
TW202005268A true TW202005268A (en) 2020-01-16

Family

ID=69941872

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107117506A TW202005268A (en) 2018-05-23 2018-05-23 Operational amplifier device with improved output voltage response including a signal adjustment unit and an operational amplifier unit

Country Status (1)

Country Link
TW (1) TW202005268A (en)

Similar Documents

Publication Publication Date Title
US9595931B2 (en) Two differential amplifier configuration
JP6744695B2 (en) Active shunt ammeter
US8487686B2 (en) Active guarding for reduction of resistive and capacitive signal loading with adjustable control of compensation level
US20150110291A1 (en) Differential High Impedance Apparatus
Giusi et al. Ultra‐low‐noise large‐bandwidth transimpedance amplifier
JPWO2014203525A1 (en) Amplifier circuit and amplifier circuit IC chip
TW201603456A (en) Over-current detection circuit and power supply system
CN112083212B (en) Current sensor and frequency compensation method thereof
CN102035483B (en) Operational amplifier
TW202005268A (en) Operational amplifier device with improved output voltage response including a signal adjustment unit and an operational amplifier unit
TWI660575B (en) Operational amplifier device with improved output voltage response
JP5759644B1 (en) Differential amplifier circuit
US9817035B2 (en) Impedance measuring circuit
TWI559682B (en) Driving circuit, driving apparatus, and method for adjusting output impedance to match transmission line impedance by current adjusting
WO2017030091A1 (en) Semiconductor device, operational amplifier and electronic device
JP2013211666A (en) Amplifier
US8723600B1 (en) Cancellation of dynamic offset in MOS resistors
JP2012154829A (en) Sensitivity-temperature characteristic correction circuit
JP6357182B2 (en) Sensor device
TWI580178B (en) Method and apparatus for gain enhancement of differential amplifier
JP6330798B2 (en) Music player
JP4735440B2 (en) IC tester
TWI503004B (en) Sound adjusting circuit
US20150027199A1 (en) Circuit to extend frequency response of accelerometer
WO2010044609A3 (en) Circuit for measuring dielectric breakdown