TW202002504A - Operational amplifier device with enhanced output voltage response capable of making output voltage more rapidly achieving stable voltage value to enhance output voltage response - Google Patents

Operational amplifier device with enhanced output voltage response capable of making output voltage more rapidly achieving stable voltage value to enhance output voltage response Download PDF

Info

Publication number
TW202002504A
TW202002504A TW107119682A TW107119682A TW202002504A TW 202002504 A TW202002504 A TW 202002504A TW 107119682 A TW107119682 A TW 107119682A TW 107119682 A TW107119682 A TW 107119682A TW 202002504 A TW202002504 A TW 202002504A
Authority
TW
Taiwan
Prior art keywords
operational amplifier
voltage
terminal
resistor
electrically connected
Prior art date
Application number
TW107119682A
Other languages
Chinese (zh)
Other versions
TWI660575B (en
Inventor
楊松霈
周煥銘
Original Assignee
崑山科技大學
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 崑山科技大學 filed Critical 崑山科技大學
Priority to TW107119682A priority Critical patent/TWI660575B/en
Application granted granted Critical
Publication of TWI660575B publication Critical patent/TWI660575B/en
Publication of TW202002504A publication Critical patent/TW202002504A/en

Links

Images

Landscapes

  • Amplifiers (AREA)

Abstract

An operational amplifier device comprises an amplifying unit, a current compensation unit, and an operational amplifying unit. The amplifying unit receives an output voltage and amplifies the output voltage to generate an amplified voltage. The current compensation unit receives an input voltage and is electrically connected with the amplifying unit to receive the amplified voltage, and may adjust and generate a compensation current according to the amplified voltage and the input voltage. The operational amplifying unit receives the input voltage and is electrically connected to the amplifying unit and the current compensation unit, and receives the compensation current from the current compensation unit, and adjusts and generates the output voltage according to the input voltage and the compensation current, and outputs the output voltage to the amplifying unit. The rising speed of the output voltage is related to the current value of the compensation current.

Description

具提升輸出電壓響應之運算放大裝置Operational amplification device with improved output voltage response

本發明是有關於一種運算放大裝置,特別是指一種具提升輸出電壓響應之運算放大裝置。The invention relates to an operational amplifier device, in particular to an operational amplifier device with improved output voltage response.

參閱圖1,習知運算放大裝置1用來將一輸入電壓vi進行放大,以產生一輸出電壓vo。然而,該輸出電壓vo會受一電阻器11及一電容器12的一時間常數τ影響,而造成該輸出電壓vo的一電壓值要經過一延遲時間後才會到達一穩定電壓值。Referring to FIG. 1, the conventional operational amplifier 1 is used to amplify an input voltage vi to generate an output voltage vo. However, the output voltage vo is affected by a time constant τ of a resistor 11 and a capacitor 12, and a voltage value of the output voltage vo will reach a stable voltage value after a delay time.

舉例來說,當電阻器11、13各自的一電阻值為10k歐姆,該電容器12的一電容值為0.01u法拉時,根據該運算放大裝置1所得之模擬結果如圖2所示。從圖2可得知,當該輸入電壓vi由0V上升至5V時,該輸出電壓vo會延遲約500us才由0V上升至5V(即,該延遲時間約為500us,該穩定電壓值為5V)。因此,如何設計出可縮短該延遲時間以提升該輸出電壓vo響應之運算放大裝置為相關業者所致力的目標之一。For example, when a resistance value of each of the resistors 11 and 13 is 10 k ohms and a capacitance value of the capacitor 12 is 0.01 u farad, the simulation result obtained by the operational amplifier 1 is shown in FIG. 2. It can be seen from FIG. 2 that when the input voltage vi rises from 0V to 5V, the output voltage vo will delay about 500us before rising from 0V to 5V (that is, the delay time is about 500us, and the stable voltage value is 5V) . Therefore, how to design an operational amplifying device that can shorten the delay time to increase the response of the output voltage vo is one of the goals of the related industry.

因此,本發明的目的,即在提供一種可提升輸出電壓響應的運算放大裝置。Therefore, the object of the present invention is to provide an operational amplifier device that can improve the output voltage response.

於是,本發明運算放大裝置包含一放大單元、一電流補償單元,及一運算放大單元。Therefore, the operational amplification device of the present invention includes an amplification unit, a current compensation unit, and an operational amplification unit.

該放大單元接收一輸出電壓,並將該輸出電壓放大以產生一放大電壓。The amplifier unit receives an output voltage and amplifies the output voltage to generate an amplified voltage.

該電流補償單元用於接收一輸入電壓,且電連接該放大單元以接收該放大電壓,並根據該放大電壓及該輸入電壓調整並產生一補償電流。The current compensation unit is used to receive an input voltage, and is electrically connected to the amplification unit to receive the amplified voltage, and adjusts and generates a compensation current according to the amplified voltage and the input voltage.

該運算放大單元用於接收該輸入電壓,且電連接該放大單元及該電流補償單元,接收來自該電流補償單元的該補償電流,並根據該輸入電壓及該補償電流調整並產生該輸出電壓,且將該輸出電壓輸出至該放大單元,該輸出電壓上升的速度相關於該補償電流的一電流值。The operational amplifier unit is used to receive the input voltage, and is electrically connected to the amplifier unit and the current compensation unit, receives the compensation current from the current compensation unit, and adjusts and generates the output voltage according to the input voltage and the compensation current, And the output voltage is output to the amplifying unit, and the rising speed of the output voltage is related to a current value of the compensation current.

本發明的功效在於:藉由該電流補償單元產生該補償電流並傳輸至該運算放大單元進行補償,使得該輸出電壓得以較快到達一穩定電壓值,進而達到提升該運算放大裝置之該輸出電壓響應的目的。The effect of the present invention is that the compensation current is generated by the current compensation unit and transmitted to the operational amplifier unit for compensation, so that the output voltage can reach a stable voltage value faster, and then the output voltage of the operational amplifier device can be improved The purpose of the response.

在本發明被詳細描述的前,應當注意在以下的說明內容中,類似的元件是以相同的編號來表示。Before the present invention is described in detail, it should be noted that in the following description, similar elements are denoted by the same number.

參閱圖3與圖4,本發明運算放大裝置的一第一實施例,包含一放大單元2、一電流補償單元3,及一運算放大單元4。Referring to FIGS. 3 and 4, a first embodiment of the operational amplification device of the present invention includes an amplification unit 2, a current compensation unit 3, and an operational amplification unit 4.

該放大單元2具有彼此相配合接收一輸出電壓Vo的一非反相輸入端201及一反相輸入端202,且將該輸出電壓Vo放大以產生一放大電壓Va。在本實施例中,該放大單元2包括第一至第三運算放大器20、21、22,第一及第二電阻器23、24、一增益電阻器25,及第三至第六電阻器26、27、28、29。該放大單元2為一儀表放大單元,但不限於此。The amplifying unit 2 has a non-inverting input terminal 201 and an inverting input terminal 202 that cooperate with each other to receive an output voltage Vo, and amplifies the output voltage Vo to generate an amplified voltage Va. In this embodiment, the amplifying unit 2 includes first to third operational amplifiers 20, 21, 22, first and second resistors 23, 24, a gain resistor 25, and third to sixth resistors 26 , 27, 28, 29. The amplifying unit 2 is an instrument amplifying unit, but it is not limited thereto.

該第一運算放大器20具有一電連接該放大單元2之該非反相輸入端201的第一非反相輸入端、一第一反相輸入端,及一第一輸出端。該第一電阻器23電連接在該第一運算放大器20之該第一反相輸入端與該第一輸出端間。該第二運算放大器21具有一電連接該放大單元2之該反相輸入端202的第二非反相輸入端、一第二反相輸入端,及一第二輸出端。該第二電阻器24電連接在該第二運算放大器21之該第二反相輸入端與該第二輸出端間。該增益電阻器25電連接在該第一運算放大器20的該第一反相輸入端與該第二運算放大器21的該第二反相輸入端間。在本實施例中,該增益電阻器25為一可變電阻器,但不限於此。該第三電阻器26具有一電連接該第一運算放大器20之該第一輸出端的第一端,及一第二端。該第四電阻器27電連接在該第三電阻器26的該第二端與地間。該第五電阻器28具有一電連接該第二運算放大器21之該第二輸出端的第一端,及一第二端。該第三運算放大器22具有一電連接該第三電阻器26的該第二端的第三非反相輸入端、一電連接該第五電阻器28的該第二端的第三反相輸入端,及一輸出該放大電壓Va的第三輸出端。該第六電阻器29電連接在該第三運算放大器22之該第三反相輸入端與該第三輸出端間。The first operational amplifier 20 has a first non-inverting input terminal electrically connected to the non-inverting input terminal 201 of the amplification unit 2, a first inverting input terminal, and a first output terminal. The first resistor 23 is electrically connected between the first inverting input terminal and the first output terminal of the first operational amplifier 20. The second operational amplifier 21 has a second non-inverting input terminal electrically connected to the inverting input terminal 202 of the amplifying unit 2, a second inverting input terminal, and a second output terminal. The second resistor 24 is electrically connected between the second inverting input terminal and the second output terminal of the second operational amplifier 21. The gain resistor 25 is electrically connected between the first inverting input terminal of the first operational amplifier 20 and the second inverting input terminal of the second operational amplifier 21. In this embodiment, the gain resistor 25 is a variable resistor, but it is not limited thereto. The third resistor 26 has a first terminal electrically connected to the first output terminal of the first operational amplifier 20, and a second terminal. The fourth resistor 27 is electrically connected between the second end of the third resistor 26 and ground. The fifth resistor 28 has a first terminal electrically connected to the second output terminal of the second operational amplifier 21, and a second terminal. The third operational amplifier 22 has a third non-inverting input terminal electrically connected to the second terminal of the third resistor 26, and a third inverting input terminal electrically connected to the second terminal of the fifth resistor 28, And a third output terminal that outputs the amplified voltage Va. The sixth resistor 29 is electrically connected between the third inverting input terminal and the third output terminal of the third operational amplifier 22.

該電流補償單元3用於接收一輸入電壓Vi,且電連接該放大單元2之該第三運算放大器22的該第三輸出端以接收該放大電壓Va,並根據該放大電壓Va及該輸入電壓Vi調整並產生一補償電流Ic。在本實施例中,該電流補償單元3包括一運算放大電路31,及一電壓電流轉換電路32。The current compensation unit 3 is used to receive an input voltage Vi, and is electrically connected to the third output terminal of the third operational amplifier 22 of the amplification unit 2 to receive the amplified voltage Va, and according to the amplified voltage Va and the input voltage Vi adjusts and generates a compensation current Ic. In this embodiment, the current compensation unit 3 includes an operational amplifier circuit 31 and a voltage-current conversion circuit 32.

該運算放大電路31用於接收該輸入電壓Vi,且電連接該第三運算放大器22的該第三輸出端以接收該放大電壓Va,並將該放大電壓Va減該輸入電壓Vi以產生一誤差電壓Ve。在本實施例中,該運算放大電路31包括第一至第四電阻器311~314,及一運算放大器315。The operational amplifier circuit 31 is used to receive the input voltage Vi, and is electrically connected to the third output terminal of the third operational amplifier 22 to receive the amplified voltage Va, and subtracts the input voltage Vi from the amplified voltage Va to generate an error Voltage Ve. In this embodiment, the operational amplifier circuit 31 includes first to fourth resistors 311 to 314, and an operational amplifier 315.

該第一電阻器311具有一用於接收該輸入電壓Vi的第一端,及一第二端。該第二電阻器312具有一電連接該第三運算放大器22的該第三輸出端以接收該放大電壓Va的第一端,及一第二端。該第三電阻器313電連接在該第二電阻器312的該第二端與地間。該運算放大器315具有一電連接該第一電阻器311之該第二端的反相輸入端、一電連接該第二電阻器312之該第二端的非反相輸入端,及一輸出該誤差電壓Ve的輸出端。該第四電阻器314電連接在該運算放大器315的該反相輸入端與該輸出端間。The first resistor 311 has a first terminal for receiving the input voltage Vi, and a second terminal. The second resistor 312 has a first terminal electrically connected to the third output terminal of the third operational amplifier 22 to receive the amplified voltage Va, and a second terminal. The third resistor 313 is electrically connected between the second end of the second resistor 312 and ground. The operational amplifier 315 has an inverting input terminal electrically connected to the second terminal of the first resistor 311, a non-inverting input terminal electrically connected to the second terminal of the second resistor 312, and an output of the error voltage Ve output. The fourth resistor 314 is electrically connected between the inverting input terminal and the output terminal of the operational amplifier 315.

該電壓電流轉換電路32電連接該運算放大電路31之該運算放大器315的該輸出端以接收該誤差電壓Ve,並根據該誤差電壓Ve產生該補償電流Ic。在本實施例中,該電壓電流轉換電路32包括第一至第四電阻器321、322、323、324,及一運算放大器325。The voltage-current conversion circuit 32 is electrically connected to the output terminal of the operational amplifier 315 of the operational amplifier circuit 31 to receive the error voltage Ve, and generates the compensation current Ic according to the error voltage Ve. In this embodiment, the voltage-current conversion circuit 32 includes first to fourth resistors 321, 322, 323, 324, and an operational amplifier 325.

該第一電阻器321具有一接地的第一端,及一第二端。該第二電阻器322具有一電連接該運算放大器315的該輸出端以接收該誤差電壓Ve的第一端,及一第二端。該運算放大器325具有一電連接該第一電阻器321之該第二端的反相輸入端、一電連接該第二電阻器322之該第二端的非反相輸入端,及一輸出端。該第三電阻器323電連接在該運算放大器325的該反相輸入端與該輸出端間。該第四電阻器324電連接在該運算放大器325的該非反相輸入端與該輸出端間。該第四電阻器324、該運算放大器325的該非反相輸入端及該第二電阻器322之該第二端間的一共同接點N1提供該補償電流Ic。The first resistor 321 has a grounded first end and a second end. The second resistor 322 has a first terminal electrically connected to the output terminal of the operational amplifier 315 to receive the error voltage Ve, and a second terminal. The operational amplifier 325 has an inverting input terminal electrically connected to the second terminal of the first resistor 321, a non-inverting input terminal electrically connected to the second terminal of the second resistor 322, and an output terminal. The third resistor 323 is electrically connected between the inverting input terminal and the output terminal of the operational amplifier 325. The fourth resistor 324 is electrically connected between the non-inverting input terminal and the output terminal of the operational amplifier 325. A common contact N1 between the fourth resistor 324, the non-inverting input terminal of the operational amplifier 325 and the second terminal of the second resistor 322 provides the compensation current Ic.

該運算放大單元4用於接收該輸入電壓Vi,且電連接該放大單元2之該非反相輸入端201與該反相輸入端202,並電連接該電流補償單元3之該共同接點N1以接收該補償電流Ic。該運算放大單元4根據該輸入電壓Vi及該補償電流Ic調整並產生該輸出電壓Vo,且將該輸出電壓Vo輸出至該放大單元2之該非反相輸入端201與該反相輸入端202。在本實施例中,該運算放大單元4包括一運算放大器41、第一及第二電阻器42、43,及一電容器44。The operational amplifier unit 4 is used to receive the input voltage Vi, and is electrically connected to the non-inverting input terminal 201 and the inverting input terminal 202 of the amplifying unit 2, and is electrically connected to the common contact N1 of the current compensation unit 3 to This compensation current Ic is received. The operational amplifier unit 4 adjusts and generates the output voltage Vo according to the input voltage Vi and the compensation current Ic, and outputs the output voltage Vo to the non-inverting input terminal 201 and the inverting input terminal 202 of the amplifier unit 2. In this embodiment, the operational amplifier unit 4 includes an operational amplifier 41, first and second resistors 42, 43, and a capacitor 44.

該運算放大器41具有一用於接收該輸入電壓Vi的非反相輸入端、一反相輸入端,及一輸出端。該第一電阻器42電連接在該運算放大器41之該反相輸入端及該輸出端間。該第二電阻器43電連接在該運算放大器41之該反相輸入端與地間。該電容器44具有一電連接該運算放大器41之該輸出端與該放大單元2之該非反相輸入端201的第一端,及一第二端。該電容器44的該第二端電連接該電流補償單元3的該共同接點N1以接收該補償電流Ic,且電連接該運算放大器41之該反相輸入端與該放大單元2之該反相輸入端202。該電容器44的一跨壓作為該輸出電壓Vo。The operational amplifier 41 has a non-inverting input terminal for receiving the input voltage Vi, an inverting input terminal, and an output terminal. The first resistor 42 is electrically connected between the inverting input terminal and the output terminal of the operational amplifier 41. The second resistor 43 is electrically connected between the inverting input terminal of the operational amplifier 41 and ground. The capacitor 44 has a first terminal electrically connecting the output terminal of the operational amplifier 41 and the non-inverting input terminal 201 of the amplifying unit 2 and a second terminal. The second terminal of the capacitor 44 is electrically connected to the common contact N1 of the current compensation unit 3 to receive the compensation current Ic, and is electrically connected to the inverting input terminal of the operational amplifier 41 and the inversion of the amplifying unit 2 Input terminal 202. A voltage across the capacitor 44 is used as the output voltage Vo.

需說明的是,由於本實施例該運算放大裝置藉由該電流補償單元3產生該補償電流Ic並傳輸至該電容器44,以補償該輸出電壓Vo受該第一電阻器42及該電容器44的一時間常數τ影響而延遲上升至一穩定電壓值的問題,使得該輸出電壓Vo得以較快到達該穩定電壓值,進而達到提升該運算放大裝置之該輸出電壓Vo響應的目的。It should be noted that, in this embodiment, the operational amplifier device generates the compensation current Ic through the current compensation unit 3 and transmits it to the capacitor 44 to compensate the output voltage Vo by the first resistor 42 and the capacitor 44. The problem of delaying the rise to a stable voltage value due to the influence of a time constant τ enables the output voltage Vo to reach the stable voltage value sooner, thereby achieving the purpose of enhancing the output voltage Vo response of the operational amplifier device.

參閱圖5,其為例如,將該增益電阻器25移除(即,該等第一及第二電阻器23、24間開路),該電容器44的一電容值設為0.01u法拉,該等第一與第二電阻器42、43、該等第一至第四電阻器311~314、該等第三至第六電阻器26~29,及該等第一與第三電阻器321、323各自的一電阻值設為10k歐姆,該等第一與第二電阻器23、24,及該等第二與第四電阻器322、324各自的一電阻值設為5k歐姆為例時,該實施例的該輸入電壓Vi及該輸出電壓Vo各自對時間的變化。Referring to FIG. 5, for example, the gain resistor 25 is removed (ie, the first and second resistors 23 and 24 are open), and a capacitance value of the capacitor 44 is set to 0.01 uFarad. The first and second resistors 42, 43, the first to fourth resistors 311 to 314, the third to sixth resistors 26 to 29, and the first and third resistors 321, 323 When a resistance value of each is set to 10k ohms, and a resistance value of each of the first and second resistors 23, 24 and the second and fourth resistors 322, 324 is set to 5k ohms for example, the In the embodiment, the input voltage Vi and the output voltage Vo each change with time.

從圖5可得知,當該輸入電壓Vi由0V上升至5V時,該輸出電壓Vo僅延遲約100us即由0V上升至5V,相較於習知圖2中的一輸入電壓vi由0V上升至5V時,相對應的一輸出電壓vo會延遲約500us才上升至5V而言,該實施例之該運算放大裝置確實可縮短該輸出電壓Vo到達該穩定電壓值(即,5V)的一延遲時間(由習知約500us縮短至約100us),進而達到提升該輸出電壓Vo響應之功效。It can be seen from FIG. 5 that when the input voltage Vi rises from 0V to 5V, the output voltage Vo only rises by about 100us, that is, rises from 0V to 5V, which is increased from 0V compared to an input voltage vi in FIG. 2. When it reaches 5V, the corresponding output voltage vo will delay about 500us before it rises to 5V. The operational amplifier of this embodiment can really shorten a delay when the output voltage Vo reaches the stable voltage value (ie, 5V) Time (from the conventional reduction of about 500us to about 100us), and then to achieve the effect of improving the output voltage Vo response.

參閱圖6,本發明運算放大裝置的一第二實施例為該第一實施例的修改,二者不同之處在於: 1. 該電流補償單元3還包括一非反相放大電路33。該非反相放大電路33用於接收該輸入電壓Vi,並將該輸入電壓Vi放大以產生一調整電壓Vad。該非反相放大電路33包括一運算放大器331,及第一與第二可變電阻器332、333。該運算放大器331具有一用於接收該輸入電壓Vi的非反相輸入端、一反相輸入端,及一輸出該調整電壓Vad的輸出端。該第一可變電阻器332電連接在該運算放大器331之該反相輸入端與地間。該第二可變電阻器333電連接在該運算放大器331之該反相輸入端與該輸出端間。 2. 該運算放大電路31之該第一電阻器311的該第一端是電連接該非反相放大電路33之該運算放大器331的該輸出端以接收該調整電壓Vad,以致該運算放大電路31是將該放大電壓Va減該調整電壓Vad來產生該誤差電壓Ve,而不是將該放大電壓Va減該輸入電壓Vi來產生該誤差電壓Ve。Referring to FIG. 6, a second embodiment of the operational amplifier device of the present invention is a modification of the first embodiment. The difference between the two is as follows: 1. The current compensation unit 3 further includes a non-inverting amplifier circuit 33. The non-inverting amplifier circuit 33 is used to receive the input voltage Vi and amplify the input voltage Vi to generate an adjustment voltage Vad. The non-inverting amplifier circuit 33 includes an operational amplifier 331, and first and second variable resistors 332 and 333. The operational amplifier 331 has a non-inverting input terminal for receiving the input voltage Vi, an inverting input terminal, and an output terminal for outputting the adjustment voltage Vad. The first variable resistor 332 is electrically connected between the inverting input terminal of the operational amplifier 331 and ground. The second variable resistor 333 is electrically connected between the inverting input terminal and the output terminal of the operational amplifier 331. 2. The first terminal of the first resistor 311 of the operational amplifier circuit 31 is electrically connected to the output terminal of the operational amplifier 331 of the non-inverting amplifier circuit 33 to receive the adjusted voltage Vad, so that the operational amplifier circuit 31 The error voltage Ve is generated by subtracting the adjusted voltage Vad from the amplified voltage Va, instead of generating the error voltage Ve by subtracting the input voltage Vi from the amplified voltage Va.

如此一來,由於該增益電阻器25及該等第一與第二可變電阻器332、333皆為可變電阻器,因此藉由調整該增益電阻器25及該等第一與第二可變電阻器332、333各自的一電阻值即可改變相對應的該放大單元2及該非反相放大電路33各自的一增益,使得該補償電流Ic隨著該放大單元2及該非反相放大電路33各自的該增益的改變而變化。舉例來說,當該放大單元2及該非反相放大電路33各自的該增益皆變大K倍時(K≧2),該運算放大電路31所產生的該誤差電壓Ve的電壓值增加,進而該電壓電流轉換電路32根據該誤差電壓Ve所產生的該補償電流Ic的電流值也隨之增加,如此更可快速縮短該輸出電壓Vo到達該穩定電壓值時所需的該延遲時間。簡言之,該輸出電壓Vo上升的速度相關於該補償電流Ic的電流值。In this way, since the gain resistor 25 and the first and second variable resistors 332 and 333 are all variable resistors, by adjusting the gain resistor 25 and the first and second variable resistors A resistance value of each of the variable resistors 332 and 333 can change a gain of the corresponding amplification unit 2 and the non-inverting amplification circuit 33, so that the compensation current Ic follows the amplification unit 2 and the non-inverting amplification circuit 33. Each of these gains changes. For example, when the gain of each of the amplifying unit 2 and the non-inverting amplifying circuit 33 becomes K times larger (K≧2), the voltage value of the error voltage Ve generated by the operational amplifying circuit 31 increases, and further The current value of the compensation current Ic generated by the voltage-current conversion circuit 32 according to the error voltage Ve also increases accordingly, so that the delay time required when the output voltage Vo reaches the stable voltage value can be shortened more quickly. In short, the speed at which the output voltage Vo rises is related to the current value of the compensation current Ic.

綜上所述,藉由該電流補償單元3產生該補償電流Ic並傳輸至該電容器44,可縮短該輸出電壓Vo到達該穩定電壓值時所需的該延遲時間,如此一來,達到提升本實施例該運算放大裝置之該輸出電壓Vo響應的目的。In summary, by generating the compensation current Ic and transmitting it to the capacitor 44 by the current compensation unit 3, the delay time required when the output voltage Vo reaches the stable voltage value can be shortened. Embodiment The purpose of the output voltage Vo response of the operational amplifier device.

惟以上所述者,僅為本發明的實施例而已,當不能以此限定本發明實施的範圍,凡是依本發明申請專利範圍及專利說明書內容所作的簡單的等效變化與修飾,皆仍屬本發明專利涵蓋的範圍內。However, the above are only examples of the present invention, and the scope of implementation of the present invention cannot be limited by this, any simple equivalent changes and modifications made according to the scope of the patent application of the present invention and the content of the patent specification are still classified as Within the scope of the invention patent.

2‧‧‧放大單元20‧‧‧第一運算放大器21‧‧‧第二運算放大器22‧‧‧第三運算放大器23‧‧‧第一電阻器24‧‧‧第二電阻器25‧‧‧增益電阻器26~29‧‧‧第三至第六電阻器201‧‧‧非反相輸入端202‧‧‧反相輸入端3‧‧‧電流補償單元31‧‧‧運算放大電路311~314‧‧‧第一至第四電阻器315‧‧‧運算放大器32‧‧‧電壓電流轉換電路321~324‧‧‧第一至第四電阻器325‧‧‧運算放大器33‧‧‧非反相放大電路331‧‧‧運算放大器332‧‧‧第一可變電阻器333‧‧‧第二可變電阻器4‧‧‧運算放大單元41‧‧‧運算放大器42、43‧‧‧第一及第二電阻器44‧‧‧電容器Ic‧‧‧補償電流N1‧‧‧共同接點Va‧‧‧放大電壓Vad‧‧‧調整電壓Ve‧‧‧誤差電壓Vi‧‧‧輸入電壓Vo‧‧‧輸出電壓 2‧‧‧Amplification unit 20‧‧‧ First operational amplifier 21‧‧‧ Second operational amplifier 22‧‧‧ Third operational amplifier 23‧‧‧ First resistor 24‧‧‧ Second resistor 25‧‧‧ Gain resistors 26~29 ‧‧‧ third to sixth resistors 201 ‧‧‧ non-inverting input terminal 202 ‧ ‧‧ inverting input terminal 3 ‧ ‧ ‧ current compensation unit 31 ‧ ‧ ‧ operational amplifier circuit 311 ~ 314 ‧‧‧ First to fourth resistor 315‧‧‧Operation amplifier 32‧‧‧Voltage current conversion circuit 321~324‧‧‧ First to fourth resistor 325‧‧‧Operation amplifier 33‧‧‧Non-inverted Amplifier circuit 331‧‧‧Operation amplifier 332‧‧‧First variable resistor 333‧‧‧Second variable resistor 4‧‧‧Operation amplifier unit 41‧‧‧Operation amplifier 42, 43‧‧‧ The second resistor 44‧‧‧ capacitor Ic‧‧‧ compensation current N1‧‧‧ common contact Va‧‧‧ amplified voltage Vad‧‧‧ adjusted voltage Ve‧‧‧ error voltage Vi‧‧‧ input voltage Vo‧‧‧‧ The output voltage

本發明的其他的特徵及功效,將於參照圖式的實施方式中清楚地呈現,其中: 圖1是一電路圖,說明習知運算放大裝置; 圖2是一模擬圖,說明該習知運算放大裝置的一輸入電壓及一輸出電壓各自對時間的變化; 圖3是一電路圖,說明本發明運算放大裝置之一第一實施例; 圖4是一電路圖,說明該第一實施例之該運算放大裝置的一放大單元; 圖5是一模擬圖,說明該實施例的一輸入電壓及一輸出電壓各自對時間的變化;及 圖6是一電路方塊圖,說明本發明運算放大裝置之一第二實施例。Other features and functions of the present invention will be clearly presented in the embodiment with reference to the drawings, in which: FIG. 1 is a circuit diagram illustrating a conventional operation amplification device; FIG. 2 is a simulation diagram illustrating the conventional operation amplification The changes of an input voltage and an output voltage of the device with respect to time respectively; FIG. 3 is a circuit diagram illustrating a first embodiment of the operational amplification device of the present invention; FIG. 4 is a circuit diagram illustrating the operational amplification of the first embodiment An amplification unit of the device; FIG. 5 is a simulation diagram illustrating the change of an input voltage and an output voltage of the embodiment with respect to time; and FIG. 6 is a circuit block diagram illustrating a second of the operational amplification device of the present invention. Examples.

2‧‧‧放大單元 2‧‧‧Amplification unit

20‧‧‧第一運算放大器 20‧‧‧The first operational amplifier

21‧‧‧第二運算放大器 21‧‧‧ Second operational amplifier

22‧‧‧第三運算放大器 22‧‧‧The third operational amplifier

23‧‧‧第一電阻器 23‧‧‧ First resistor

24‧‧‧第二電阻器 24‧‧‧Second resistor

25‧‧‧增益電阻器 25‧‧‧Gain resistor

26~29‧‧‧第三至第六電阻器 26~29‧‧‧ Third to sixth resistors

201‧‧‧非反相輸入端 201‧‧‧Non-inverting input

202‧‧‧反相輸入端 202‧‧‧Inverting input

3‧‧‧電流補償單元 3‧‧‧Current compensation unit

31‧‧‧運算放大電路 31‧‧‧Operation amplifier circuit

311~314‧‧‧第一至第四電阻器 311~314‧‧‧ First to fourth resistors

315‧‧‧運算放大器 315‧‧‧Operational amplifier

32‧‧‧電壓電流轉換電路 32‧‧‧Voltage current conversion circuit

321~324‧‧‧第一至第四電阻器 321~324‧‧‧ First to fourth resistors

325‧‧‧運算放大器 325‧‧‧Operational amplifier

4‧‧‧運算放大單元 4‧‧‧Amplification unit

41‧‧‧運算放大器 41‧‧‧Operational amplifier

42、43‧‧‧第一及第二電阻器 42, 43‧‧‧ First and second resistors

44‧‧‧電容器 44‧‧‧Capacitor

Ic‧‧‧補償電流 Ic‧‧‧Compensation current

N1‧‧‧共同接點 N1‧‧‧ common contact

Va‧‧‧放大電壓 Va‧‧‧amplified voltage

Ve‧‧‧誤差電壓 Ve‧‧‧Error voltage

Vi‧‧‧輸入電壓 Vi‧‧‧Input voltage

Vo‧‧‧輸出電壓 Vo‧‧‧ output voltage

Claims (10)

一種具提升輸出電壓響應的運算放大裝置,包含: 一放大單元,接收一輸出電壓,並將該輸出電壓放大以產生一放大電壓; 一電流補償單元,用於接收一輸入電壓,且電連接該放大單元以接收該放大電壓,並根據該放大電壓及該輸入電壓調整並產生一補償電流;及 一運算放大單元,用於接收該輸入電壓,且電連接該放大單元及該電流補償單元,接收來自該電流補償單元的該補償電流,並根據該輸入電壓及該補償電流調整並產生該輸出電壓,且將該輸出電壓輸出至該放大單元,該輸出電壓上升的速度相關於該補償電流的一電流值。An operational amplification device with improved output voltage response includes: an amplification unit that receives an output voltage and amplifies the output voltage to generate an amplified voltage; and a current compensation unit that receives an input voltage and is electrically connected to the The amplifying unit receives the amplified voltage, and adjusts and generates a compensation current according to the amplified voltage and the input voltage; and an operational amplifier unit for receiving the input voltage and electrically connecting the amplifier unit and the current compensation unit to receive The compensation current from the current compensation unit adjusts and generates the output voltage according to the input voltage and the compensation current, and outputs the output voltage to the amplifying unit, the speed at which the output voltage rises is related to one of the compensation current Current value. 如請求項1所述的運算放大裝置,其中,該電流補償單元包括 一運算放大電路,用於接收該輸入電壓,且電連接該放大單元以接收該放大電壓,並將該放大電壓減該輸入電壓以產生一誤差電壓,及 一電壓電流轉換電路,電連接該運算放大電路以接收該誤差電壓,並根據該誤差電壓產生該補償電流。The operational amplifier device according to claim 1, wherein the current compensation unit includes an operational amplifier circuit for receiving the input voltage, and is electrically connected to the amplification unit to receive the amplified voltage and reduce the amplified voltage by the input The voltage generates an error voltage, and a voltage-current conversion circuit is electrically connected to the operational amplifier circuit to receive the error voltage and generate the compensation current according to the error voltage. 如請求項2所述的運算放大裝置,其中,該運算放大電路包括 一第一電阻器,具有一用於接收該輸入電壓的第一端,及一第二端, 一第二電阻器,具有一電連接該放大單元以接收該放大電壓的第一端,及一第二端, 一第三電阻器,電連接在該第二電阻器的該第二端與地間, 一運算放大器,具有一電連接該第一電阻器之該第二端的反相輸入端、一電連接該第二電阻器之該第二端的非反相輸入端,及一輸出該誤差電壓的輸出端,及 一第四電阻器,電連接在該運算放大器的該反相輸入端與該輸出端間。The operational amplifier device according to claim 2, wherein the operational amplifier circuit includes a first resistor having a first terminal for receiving the input voltage, and a second terminal, a second resistor having A first end electrically connected to the amplifying unit to receive the amplified voltage, and a second end, a third resistor electrically connected between the second end of the second resistor and ground, an operational amplifier having An inverting input terminal electrically connected to the second terminal of the first resistor, a non-inverting input terminal electrically connected to the second terminal of the second resistor, and an output terminal outputting the error voltage, and a first Four resistors are electrically connected between the inverting input terminal and the output terminal of the operational amplifier. 如請求項1所述的運算放大裝置,其中,該電流補償單元包括 一非反相放大電路,用於接收該輸入電壓,並將該輸入電壓放大以產生一調整電壓, 一運算放大電路,電連接該非反相放大電路及該放大單元以分別接收該調整電壓及該放大電壓,並將該放大電壓減該調整電壓以產生一誤差電壓,及 一電壓電流轉換電路,電連接該運算放大電路以接收該誤差電壓,並根據該誤差電壓產生該補償電流。The operational amplifier device according to claim 1, wherein the current compensation unit includes a non-inverting amplifier circuit for receiving the input voltage and amplifying the input voltage to generate an adjustment voltage. An operational amplifier circuit The non-inverting amplifier circuit and the amplifier unit are connected to receive the adjusted voltage and the amplified voltage, respectively, and subtract the adjusted voltage to generate an error voltage, and a voltage-current conversion circuit is electrically connected to the operational amplifier circuit to Receive the error voltage, and generate the compensation current according to the error voltage. 如請求項4所述的運算放大裝置,其中,該非反相放大電路包括 一運算放大器,具有一用於接收該輸入電壓的非反相輸入端、一反相輸入端,及一輸出該調整電壓的輸出端, 一第一可變電阻器,電連接在該運算放大器之該反相輸入端與地間,及 一第二可變電阻器,電連接在該運算放大器之該反相輸入端與該輸出端間。The operational amplifier device according to claim 4, wherein the non-inverting amplifier circuit includes an operational amplifier having a non-inverting input terminal for receiving the input voltage, an inverting input terminal, and an output of the adjusted voltage The output terminal of a first variable resistor is electrically connected between the inverting input terminal of the operational amplifier and ground, and a second variable resistor is electrically connected between the inverting input terminal of the operational amplifier and Between the output terminals. 如請求項4所述的運算放大裝置,其中,該運算放大電路包括 一第一電阻器,具有一電連接該非反相放大電路以接收該調整電壓的第一端,及一第二端, 一第二電阻器,具有一電連接該放大單元以接收該放大電壓的第一端,及一第二端, 一第三電阻器,電連接在該第二電阻器的該第二端與地間, 一運算放大器,具有一電連接該第一電阻器之該第二端的反相輸入端、一電連接該第二電阻器之該第二端的非反相輸入端,及一輸出該誤差電壓的輸出端,及 一第四電阻器,電連接在該運算放大器的該反相輸入端與該輸出端間。The operational amplifier device according to claim 4, wherein the operational amplifier circuit includes a first resistor having a first terminal electrically connected to the non-inverting amplifier circuit to receive the adjusted voltage, and a second terminal, a The second resistor has a first end electrically connected to the amplifying unit to receive the amplified voltage, and a second end, a third resistor electrically connected between the second end of the second resistor and ground , An operational amplifier having an inverting input terminal electrically connected to the second terminal of the first resistor, a non-inverting input terminal electrically connected to the second terminal of the second resistor, and an output of the error voltage The output terminal and a fourth resistor are electrically connected between the inverting input terminal and the output terminal of the operational amplifier. 如請求項2或4所述的運算放大裝置,其中,該電壓電流轉換電路包括 一第一電阻器,具有一接地的第一端,及一第二端, 一第二電阻器,具有一電連接該運算放大電路以接收該誤差電壓的第一端,及一第二端, 一運算放大器,具有一電連接該第一電阻器之該第二端的反相輸入端、一電連接該第二電阻器之該第二端的非反相輸入端,及一輸出端, 一第三電阻器,電連接在該運算放大器的該反相輸入端與該輸出端間,及 一第四電阻器,電連接在該運算放大器的該非反相輸入端與該輸出端間,該第四電阻器、該運算放大器之該非反相輸入端及該第二電阻器之該第二端間的一共同接點提供該補償電流。The operational amplifier device according to claim 2 or 4, wherein the voltage-current conversion circuit includes a first resistor having a first terminal connected to ground, and a second terminal, a second resistor having a power A first terminal connected to the operational amplifier circuit to receive the error voltage, and a second terminal, an operational amplifier having an inverting input terminal electrically connected to the second terminal of the first resistor, and an electrically connected to the second terminal The non-inverting input end of the second end of the resistor, and an output end, a third resistor, are electrically connected between the inverting input end and the output end of the operational amplifier, and a fourth resistor, electrically A common contact between the fourth resistor, the non-inverting input terminal of the operational amplifier and the second terminal of the second resistor is provided between the non-inverting input terminal and the output terminal of the operational amplifier The compensation current. 如請求項1所述的運算放大裝置,其中,該放大單元具有電連接該運算放大單元且彼此相配合接收該輸出電壓的一非反相輸入端及一反相輸入端,該放大單元包括 一第一運算放大器,具有一電連接該放大單元之該非反相輸入端的第一非反相輸入端、一第一反相輸入端,及一第一輸出端, 一第一電阻器,電連接在該第一運算放大器之該第一反相輸入端與該第一輸出端間, 一第二運算放大器,具有一電連接該放大單元之該反相輸入端的第二非反相輸入端、一第二反相輸入端,及一第二輸出端, 一第二電阻器,電連接在該第二運算放大器之該第二反相輸入端與該第二輸出端間, 一增益電阻器,電連接在該第一運算放大器之該第一反相輸入端與該第二運算放大器之該第二反相輸入端間, 一第三電阻器,具有一電連接該第一運算放大器之該第一輸出端的第一端,及一第二端, 一第四電阻器,電連接在該第三電阻器的該第二端與地間, 一第五電阻器,具有一電連接該第二運算放大器之該第二輸出端的第一端,及一第二端, 一第三運算放大器,具有一電連接該第三電阻器的該第二端的第三非反相輸入端、一電連接該第五電阻器的該第二端的第三反相輸入端,及一輸出該放大電壓的第三輸出端,及 一第六電阻器,電連接在該第三運算放大器之該第三反相輸入端與該第三輸出端間。The operational amplifying device according to claim 1, wherein the amplifying unit has a non-inverting input terminal and an inverting input terminal which are electrically connected to the operational amplifying unit and cooperate with each other to receive the output voltage. The amplifying unit includes a The first operational amplifier has a first non-inverting input terminal electrically connected to the non-inverting input terminal of the amplifying unit, a first inverting input terminal, and a first output terminal, a first resistor electrically connected at Between the first inverting input terminal and the first output terminal of the first operational amplifier, a second operational amplifier has a second non-inverting input terminal and a first terminal electrically connected to the inverting input terminal of the amplifying unit Two inverting input terminals, and a second output terminal, a second resistor, electrically connected between the second inverting input terminal and the second output terminal of the second operational amplifier, a gain resistor, electrically connected Between the first inverting input of the first operational amplifier and the second inverting input of the second operational amplifier, a third resistor has a first output electrically connected to the first operational amplifier The first end of the terminal, and a second end, a fourth resistor, are electrically connected between the second end of the third resistor and ground, and a fifth resistor has a circuit electrically connected to the second operational amplifier The first terminal of the second output terminal, and a second terminal, a third operational amplifier, have a third non-inverting input terminal electrically connected to the second terminal of the third resistor, and an electric connection to the fifth resistor A third inverting input terminal of the second end of the amplifier, and a third output terminal outputting the amplified voltage, and a sixth resistor, electrically connected between the third inverting input terminal of the third operational amplifier and the Between the third output. 如請求項8所述的運算放大裝置,其中,該增益電阻器為一可變電阻器。The operational amplifier device according to claim 8, wherein the gain resistor is a variable resistor. 如請求項1所述的運算放大裝置,其中,該放大單元具有電連接該運算放大單元且彼此相配合接收該輸出電壓的一非反相輸入端及一反相輸入端,該運算放大單元包括 一運算放大器,具有一用於接收該輸入電壓的非反相輸入端、一反相輸入端,及一輸出端, 一第一電阻器,電連接在該運算放大器之該反相輸入端及該輸出端間, 一第二電阻器,電連接在該運算放大器之該反相輸入端與地間,及 一電容器,具有一電連接該運算放大器之該輸出端與該放大單元之該非反相輸入端的第一端,及一第二端,該電容器的該第二端電連接該電流補償單元以接收該補償電流,且電連接該運算放大器與該放大單元之該等反相輸入端,該電容器的一跨壓作為該輸出電壓。The operational amplifier device according to claim 1, wherein the amplifying unit has a non-inverting input terminal and an inverting input terminal which are electrically connected to the operational amplifying unit and cooperate with each other to receive the output voltage. The operational amplifying unit includes An operational amplifier has a non-inverting input terminal for receiving the input voltage, an inverting input terminal, and an output terminal, a first resistor electrically connected to the inverting input terminal of the operational amplifier and the Between the output terminals, a second resistor is electrically connected between the inverting input terminal of the operational amplifier and ground, and a capacitor having a non-inverting input electrically connecting the output terminal of the operational amplifier and the amplification unit The first end of the terminal, and a second end, the second end of the capacitor is electrically connected to the current compensation unit to receive the compensation current, and is electrically connected to the inverting input terminals of the operational amplifier and the amplification unit, the capacitor The voltage across is used as the output voltage.
TW107119682A 2018-06-07 2018-06-07 Operational amplifier device with improved output voltage response TWI660575B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW107119682A TWI660575B (en) 2018-06-07 2018-06-07 Operational amplifier device with improved output voltage response

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW107119682A TWI660575B (en) 2018-06-07 2018-06-07 Operational amplifier device with improved output voltage response

Publications (2)

Publication Number Publication Date
TWI660575B TWI660575B (en) 2019-05-21
TW202002504A true TW202002504A (en) 2020-01-01

Family

ID=67349080

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107119682A TWI660575B (en) 2018-06-07 2018-06-07 Operational amplifier device with improved output voltage response

Country Status (1)

Country Link
TW (1) TWI660575B (en)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5315164A (en) * 1993-05-26 1994-05-24 Nec America, Inc. Adaptive clock duty cycle controller
US6504409B1 (en) * 2001-04-17 2003-01-07 K-Tek Corporation Controller for generating a periodic signal with an adjustable duty cycle
US7337239B2 (en) * 2002-11-19 2008-02-26 Microsoft Corporation Atomic message division

Also Published As

Publication number Publication date
TWI660575B (en) 2019-05-21

Similar Documents

Publication Publication Date Title
US9595931B2 (en) Two differential amplifier configuration
US8487686B2 (en) Active guarding for reduction of resistive and capacitive signal loading with adjustable control of compensation level
JP6744695B2 (en) Active shunt ammeter
US8305113B1 (en) Intra-pair skew cancellation technique for differential signaling
TW200947855A (en) Capacitance multiplier circuit
RU2427071C1 (en) Broadband amplifier
JP5454366B2 (en) Power amplifier module and portable information terminal
US7893746B1 (en) High speed intra-pair de-skew circuit
TWI660575B (en) Operational amplifier device with improved output voltage response
JP6555959B2 (en) Voltage regulator
JP2015097312A (en) Microphone and microphone device
TWI559682B (en) Driving circuit, driving apparatus, and method for adjusting output impedance to match transmission line impedance by current adjusting
TW202005268A (en) Operational amplifier device with improved output voltage response including a signal adjustment unit and an operational amplifier unit
TWI607624B (en) Driver
US9871495B2 (en) Thermal compensation for amplifiers
JP4839572B2 (en) Input circuit
JP6512826B2 (en) Differential amplifier
KR101360648B1 (en) Instrumentation amplifier using second generation current-conveyer
US11171620B2 (en) Interface circuit and corresponding method
KR20120140550A (en) Variable-gain amplifier and receiver including the same
JP6986066B2 (en) Noise removal circuit
TWI641216B (en) Dual-mode signal amplifying circuit of signal receiver
KR101811614B1 (en) Compensation circuit for differential signal and controlling method thereof
TW201608825A (en) Method and apparatus for gain enhancement of differential amplifier
JP2009031223A (en) Compensating circuit, probe system, probe system kit

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees