TW201033815A - Integrated network chip and electronic device - Google Patents

Integrated network chip and electronic device Download PDF

Info

Publication number
TW201033815A
TW201033815A TW099101676A TW99101676A TW201033815A TW 201033815 A TW201033815 A TW 201033815A TW 099101676 A TW099101676 A TW 099101676A TW 99101676 A TW99101676 A TW 99101676A TW 201033815 A TW201033815 A TW 201033815A
Authority
TW
Taiwan
Prior art keywords
interface
access
access interface
network
chip
Prior art date
Application number
TW099101676A
Other languages
Chinese (zh)
Inventor
Hsin-Hung Shen
Original Assignee
Compal Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Compal Electronics Inc filed Critical Compal Electronics Inc
Priority to US12/712,211 priority Critical patent/US8307228B2/en
Publication of TW201033815A publication Critical patent/TW201033815A/en

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Power Sources (AREA)

Abstract

An integrated network chip and an electronic device using the chip are illustrated. The integrated network chip includes at least a first access interface, at least a second access interface, a power management unit (PMU) and an interface bridge. The first access interface and second access interface respectively provides the electronic device with a local area network connection capability and a memory card access capability. The interface bridge integrates the first access interface and second access interface by providing a hub-like functionality. The PMU provides power and ground to the first access interface, second access interface and the interface bridge. When the PMU detects the second access interface has entered a power saving mode, the PMU provides a lower operation voltage to the second access interface.

Description

201033815 irzuuyu06 32227twf.doc/n 六、發明說明: 【發明所屬之技術領域】 本發明是有關於整合性網路晶片,且特別是有關於一 種整合性網路晶片與使用整合性網路晶片的電子裝置。 【先前技術】 目前大部份的筆記型電腦、上網本電腦(Netb00k)、行 動上網裝置(Mobile Internet Device,簡稱為MID)與智慧型 手機(Smartphone)通常具有至少一個内建的區域網路模組 或至少一個内建的無線區域網路模組,或者甚至具有一個 讀卡機(C ard-reader),若使用者每次都需要外接其他電子設 備才能達成此些功能,則將會讓使用者感到不方便。如圖 1所示,圖1是一個傳統之具有網路功能與讀卡機功能的 獨立封裝系統示意圖。在圖1中,區域網路存取介面 與讀卡機存取介面140彼此之間是獨立封裝的,且分別連 接到區域網路介面130與記憶卡插槽15〇。另外,區域網 路存取介面120與讀卡機存取介面14〇分別藉由周邊組件 互連(Peripheral Component Interconnect,簡稱為 ρα)介面 連接至電子裝置11G的主機晶片組112。或者,區域二 存取介面U0與讀卡機存取介面M〇可分別藉由加速 邊組件互連(PCI Exp職,簡稱為pcie)介面連接至 片組112。,然而,這樣的電路配置需要至少2個獨二 至少2,獨立的電源供應來源,其中電源供應^ 源I括電雜應端與接地端。此2_立的標準介面提供 201033815 TP2009006 32227twf.d〇c/n L號輸人與戒輪出給區域網路存取介面UG I讀 ,且電源供應來源透過其電源供應端以及接地 ^ 存取介面12G以及讀卡機存取介面!40耗 電源與接地給區域網路存取介面120與讀 卡,^介面140。據此,這樣的電路配置佔用較多電路 =耗:片接腳與晶片面積,進而導致高封裝成本與高功 赚會不一種利用單一匯流排連接至電子裝置之無線 =卡控㈣與讀卡機控咖的整合线。圖2所緣示的 二糸統210為美國專利申請案第2〇〇8〇172512號所揭露 =二:用來,改善上述的狀況。整合系統21〇中利用電源 :、數據早70 252、246之間的通用串列匯流排(Universal knal Bus,簡稱為USB)介面’由電子裝置25〇提供供應 電源、接地與信號交換功能給匯流排介面24〇,且匯流排 ”面240的電源與數據單元246與電子設備25〇連接以交 換或,輸數據。另外,匯流排介面謂藉由分開的電源與 數,單元242、244分別與無線網卡控制器22〇的電源與數 據單元222以及讀卡機控制器23〇的電源與數據單元232 連接,並提供電源與接地至無線網卡控制器與讀卡機 控制器230,以及與此二控制器(22〇與23〇)進行信號交 換然而,此整合系統210仍佔用至少3組電源供應與接 地及其對應之接腳(pins),因此佔用較多電路配線與晶片面 積’進而導致高封裝成本與功率消耗。 201033815 TP2009006 32227tw£doc/n 【發明内容】 承上所述’根據本發明之干益杳故7 性,與使用此整合二 整σ性網路晶片提供—個具有隼 t 置 供區域網路連線功能之第_存取介“ 提 面鱼第一存 捉供孝乂低的钿作電塵給第-存取介 路晶片的面積、接聊數目與功率消耗。心封褒整合性網 根據本發明的示範實 路晶片,適用於電子扑出一種整合性網 第—存取介面、=裝置整合性網路晶片包括至少一個 介面橋接器。第第二存取介面、電源管理單元與 電子裝置,第f存以提供區域網路連線功能至 :接::=有至少—第-端舆至二第 =: 介面與第二存,、第—鈿分別耦接至電子裝置第一存取 合第—存取介具有集線功能能夠整 —存取介面、笛存取面。電源管理單元輕接至第 電壓給第存取介面與介面橋接器,用以提供第-當電源管理以及提供第二電壓給第二存取介面。 時,電源管理第一存取介面進入—種功率節省模式 電壓小於第二供第—電壓給第二存取介面,而第- 發月的不範實施例,上述之整合性網路晶片的 201033815 TP2009006 32227twf.doc/n =存取介面為區域網路控制晶片,且第 ^、―區域網路連接如提供區域網路連線魏 發^補實關,上叙整合 取介面為讀卡機控制晶片,且·接至少—4: 一多合-讀卡機插槽卡其中,讀卡機插槽為 ^康本發明的示範實施例,上述之 中,當弟-存取介面接收或傳送網稱曰曰片 ::存取介面處於待命狀態。另外當=二: =二=未;收或_域網路=ΐ 9迷之第一存取介面存取記情卡。 根據本發明的示範實施例,上述之带^ 主機板,且整合性纟路 兒t置匕含電腦 ㈣=Λ 置於電腦主機板上。 包括—組電源管理接合性網路晶片還 卿,電源接聊與接地Z用以接電接地接 其中,介面橋接K源與外部接地, 組電源接腳與接i接腳/ ^面與第二存取介面共用此 根據本發明的示範實施例,上述之 ”子裳置提供之-系統電源,㈣ 早林收 —第三電壓,其中電源管理單 ,的一電壓值為 ,二電壓。另外,電源;轉換為第-電 橋接器。 扣供弟二電壓給介面 201033815 TP2009006 32227twfdoc/n 於第,實質上等 實質上等於3.3伏特。^上等於h8伙特,而第三電塵 置,=括本發HI示範實施例’本發明提出—種電子裝 一個第一存取介面、石,、 正口注凋路晶片包括至少 ❹ 元與介面橋接器。第第二存取介面、電源管理單 能至電子裝置,而;二面用以提供區域網路連線功 第::橋=至少-第-端、二1 外,電源管理=:;c面與此主機。此 舆介面橋接器,用以提 二^面=,取介面 取介面進入-種功;二;第二存 _二存取介面,而第-電壓二提供第- 基於上述,本發明之多個示範實 網路晶片與使用此整合性網路 2 /、種整合性 路晶片提供—個具有隼線功能的子裝置。整合性網 接提供區域網路連線功;4接:取::: D己隐卡存取功能之第二存取介面至 一美供 斷第二存取介面進入功率節省模式當判 壓給第二存取介面。據此,減少封裝整=::= 201033815 TP2009006 32227twf.doc/n 積、接腳數目、硬體製作成本與功率消耗。 . 下文特舉本發明之示範實施例’並配合所附圖式作詳 細說明如下,以讓上述特徵和優點能更明顯易懂。 【實施方式】 現在將詳細參照所浦之示範實_,所述之示 施例多緣示於附圖中,附帶一提的是,整個附圖中相同的 參考標記用於表示相同或相似的元件。 根據本發明之示範實施例’本發明提供一種整合性網 ❹ 路晶片與使用此整合性網路晶片的電路板/電子裝置。整合 性網路晶片提供-個具有集線功能的介面|置,以連接^ 供區域網路連線功能之第一存取介面與提供記憶卡存取功 能之第二存取介面至電子裝置。當電子裝置進入功率節省 模式’提供較低的運作電壓給第一存取介面與第二存取介 面的中心晶片。具有集線功能的介面裝置、第一存取介面 與第二存取介面共用相同之電源管理單元及其電源接腳鱼 其接地接腳。除狀外’下觸述之财錄實施㈣I 〇 用以說明,並非用以限定本發明。 首先請參照圖3 ’圖3是根據本發明之一示範實施例 所緣不-種整合性網路晶片的系統方塊圖。整合性網路晶 片320包括匯流排介面橋接器322、區域網路存取介面324 與讀卡機存取介面326。在本示範實施例中,整合性網路 晶片320藉由匯流排介面橋接器322與電子裝置Η。的主 機晶片組312交換多個信號或數據,並且整合性網路晶片 8 201033815 lf2W9M6 32227twf.doc/n 320由電子裝置310取得—個系統電源(未㈣)。此電 置310包含-個電腦主機板,且電子裝置31〇可以= 型電腦、上網本電腦、行動上網裝置、個人導航裝置 (Pe職al Navigation Device ’簡稱為pND)、個人多媒體 放器(Personal MultimediaPlayer,簡稱為 pMp)或智孽201033815 irzuuyu06 32227twf.doc/n VI. Description of the Invention: [Technical Field of the Invention] The present invention relates to an integrated network chip, and more particularly to an integrated network chip and an electronic using an integrated network chip Device. [Prior Art] At present, most notebook computers, netbook computers (Netb00k), mobile Internet devices (MIDs) and smart phones (Smartphones) usually have at least one built-in local area network module. Or at least one built-in wireless LAN module, or even a card reader (Card-reader), if the user needs to connect to other electronic devices each time to achieve these functions, the user will be allowed Feeling inconvenient. As shown in Figure 1, Figure 1 is a schematic diagram of a traditional stand-alone package system with network functions and card reader functions. In FIG. 1, the local area network access interface and the card reader access interface 140 are independently packaged and connected to the area network interface 130 and the memory card slot 15A, respectively. In addition, the regional network access interface 120 and the card reader access interface 14 are respectively connected to the host chipset 112 of the electronic device 11G through a Peripheral Component Interconnect (ρα) interface. Alternatively, the area 2 access interface U0 and the card reader access interface M can be connected to the slice group 112 via an interface of the PCI side interface (referred to as PCIe, respectively). However, such a circuit configuration requires at least two unique, at least two, independent sources of power supply, where the power supply source I includes the electrical and magnetic terminals. This 2_li standard interface provides 201033815 TP2009006 32227twf.d〇c/n L input and exit ring to the regional network access interface UG I read, and the power supply source through its power supply and ground ^ access Interface 12G and card reader access interface! 40 power and ground to the regional network access interface 120 and the card, ^ interface 140. Accordingly, such a circuit configuration occupies more circuits = consumption: chip pin and chip area, which in turn leads to high package cost and high power earning. Wireless = card control (four) and card reading using a single bus bar connected to the electronic device The integrated line of machine-controlled coffee. The dioxen 210, which is shown in Fig. 2, is disclosed in U.S. Patent Application Serial No. 2, 172, 512, 512. The integrated system 21〇 utilizes the power supply: the universal knal bus (USB) interface between the data 70 252 and 246 is provided by the electronic device 25 供应 to supply power, ground and signal exchange functions to the convergence The interface 24 〇 and the power and data unit 246 of the bus bar 240 are connected to the electronic device 25 交换 to exchange or exchange data. In addition, the bus interface is separated by a separate power supply and number, and the units 242 and 244 respectively The power supply and data unit 222 of the wireless network card controller 22 and the power supply unit 232 of the card reader controller 23 are connected, and provide power and ground to the wireless network card controller and the card reader controller 230, and the like. The controller (22〇 and 23〇) performs signal exchange. However, the integrated system 210 still occupies at least three sets of power supply and ground and their corresponding pins, thus occupying more circuit wiring and wafer area, which in turn leads to high Package cost and power consumption. 201033815 TP2009006 32227tw£doc/n [Summary of the Invention] According to the invention, according to the present invention, the integration of the second sigma network The chip provides an area that has the function of 区域t for the area network connection. The first layer of the fish is used to capture the area of the first access chip. The number of chats and power consumption. Incorporating an integrated network in accordance with the present invention is suitable for electronically saving an integrated network. The first access interface, the device integrated network chip, includes at least one interface bridge. The second access interface, the power management unit and the electronic device, the f-stored to provide the regional network connection function to: connect::= at least - the first end to the second =: interface and second storage, The first port is coupled to the first access device of the electronic device. The access device has a line function to enable the entire access interface and the flute access surface. The power management unit is lightly coupled to the first voltage interface to the interface and interface bridge for providing first-time power management and providing a second voltage to the second access interface. When the first access interface of the power management enters the power saving mode voltage is less than the second supply voltage to the second access interface, and the first embodiment of the first month, the above integrated network chip 201033815 TP2009006 32227twf.doc/n = The access interface is the regional network control chip, and the ^, ― regional network connection, such as providing the regional network connection Weifa ^ complement the real, the above-mentioned integrated interface is the card reader control Chip, and at least - 4: a multi-card reader card slot, the card reader slot is an exemplary embodiment of the invention, in the above, the brother-access interface receiving or transmitting network The slap:: The access interface is on standby. In addition, when = two: = two = no; receive or _ domain network = ΐ 9 fans of the first access interface access stats card. According to an exemplary embodiment of the present invention, the above-mentioned motherboard is provided with an integrated circuit, and the computer (4) = 置于 is placed on the computer motherboard. Including - group power management splicing network chip shuangqing, power connection and ground Z for electrical ground connection, interface bridge K source and external ground, group power pin and i pin / ^ surface and second The access interface shares this according to an exemplary embodiment of the present invention, the above-mentioned "sub-spot provides - system power, (d) early forest reception - third voltage, wherein the power management sheet, a voltage value, two voltages. Power supply; converted to the first-bridge. Deducted for the second voltage to the interface 201033815 TP2009006 32227twfdoc / n in the first, substantially equal to 3.3 volts. ^ is equal to h8 gang, and the third electric dust, = The present invention provides a first access interface, a stone, and a positive pass wafer including at least a cell and an interface bridge. The second access interface and the power management unit can be configured. To the electronic device, and the two sides are used to provide the regional network connection:: bridge = at least - the first end, the second one, the power management =:; c side with this host. This interface bridge, with To mention the two faces =, take the interface to take the interface into the seed; a second memory-two access interface, and a first-voltage two-provided-based on the above, a plurality of exemplary real-world network chips of the present invention are provided using the integrated network 2/, an integrated circuit chip The sub-device of the twist line function. The integrated network connection provides the regional network connection function; 4: take::: The second access interface of the D-hidden card access function to the US access to the second access interface The power saving mode is applied to the second access interface. According to this, the package is reduced by:::=201033815 TP2009006 32227twf.doc/n product, pin number, hardware manufacturing cost and power consumption. The exemplary embodiments are described in detail below with reference to the accompanying drawings, in order to provide the same. BRIEF DESCRIPTION OF THE DRAWINGS In the drawings, the same reference numerals are used to refer to the same or similar elements throughout the drawings. The present invention provides an integrated network chip and use in accordance with an exemplary embodiment of the present invention. The board of this integrated network chip / Electronic device. The integrated network chip provides a set-up interface for connecting the first access interface for the area network connection function and the second access interface for providing the memory card access function to the electronic device. The device enters a power saving mode to provide a lower operating voltage to the central interface of the first access interface and the second access interface. The interface device having the hub function, the first access interface and the second access interface The same power management unit and its power pin are connected to the grounding pin. In addition to the shape, the following description is used to describe (4) I, which is not intended to limit the present invention. First, please refer to Figure 3 A system block diagram of an integrated network wafer in accordance with an exemplary embodiment of the present invention. The integrated network chip 320 includes a bus interface bridge 322, a regional network access interface 324, and a card reader access interface 326. In the exemplary embodiment, the integrated network chip 320 is coupled to the electronic device via the bus interface bridge 322. The host chipset 312 exchanges a plurality of signals or data, and the integrated network chip 8 201033815 lf2W9M6 32227twf.doc/n 320 is taken by the electronic device 310 - a system power supply (not (d)). The electrical device 310 includes a computer motherboard, and the electronic device 31 can be a type computer, a netbook computer, a mobile internet device, a personal navigation device (Pe occupational Navigation Device 'short for pND), and a personal multimedia player (Personal Multimedia Player) , referred to as pMp) or Zhisheng

機。主機晶片組312執行電子裂置31〇的主要功能了例如 上網連線、文書處理與多媒體播放等。匯流排介面橋接器 322與主機晶片組312之間的介面可以為pci介面或 介面。然而’本發明並不限定於上述,驗排介面橋接器 322與主機晶片組312之間的介面也可以為其他標準的介 面,例如:USB介面。另外,區域網路存取介面324與讀 卡機存取介面326彼此之間也可以藉由USB標準介面、ρα 標準介面或PCIe標準介面來溝通。 區域網路存取介面324,用以提供區域網路連線功能 至電子裝置310,並且耦接至區域網路介面34〇。此區域網 路介面340可以為RJ-45介面標準,或其他區域網路介面 標準’例如:無線區域網路介面IEEE802.Ha/b/g。當區域 網路存取介面324與區域網路介面340之間傳送資料速度 為 10 百萬位元/秒(Megabits per second,Mbps)或 100Mbps 時’區域網路存取介面324與區域網路介面340之間使用 2個雙絞線(twisted pair wires)。當區域網路存取介面324 與區域網路介面340之間傳送資料速度為十億位元/秒 (Gigabits per second,Gbps)以上時,亦即區域網路介面340 為一個十億位元區域網路(Gigabit local area network,簡稱 201033815 TP2009006 32227twf.doc/n 為GLAN)的網路介面,區域網路存取介面324與區域網路 介面340之間會使用4個雙絞線或者使用光纖傳輸數據。 ❹ 讀卡機存取介面326,用以提供記憶卡存取功能至電 子裝置310,並且輕接至記憶卡插槽。此記憶卡插槽 342為一個多合一讀卡機插槽,例如:七合一讀卡機插槽, 並可以支援多種記憶卡格式標準,例如:多媒體記情、卡 (MultiMediaCard,簡稱為 MMC)標準、記憶棒卡(Mem〇ry Stick card,簡稱為MS Card)標準或保全數位卡 Digital card,簡稱為SD card)標準。另外,在其他示範實 施例中,讀卡機存取介面326與記憶卡插槽35〇'之間的& 面也可以為保全數位輸入輸出(Secure Digitalmachine. The host chipset 312 performs the main functions of the electronic chip 31, such as Internet connection, word processing, and multimedia playback. The interface between bus interface bridge 322 and host chip set 312 can be a pci interface or interface. However, the present invention is not limited to the above, and the interface between the interface interface bridge 322 and the host chip set 312 may be other standard interfaces, such as a USB interface. In addition, the local area network access interface 324 and the card reader access interface 326 can also communicate with each other via a USB standard interface, a ρα standard interface, or a PCIe standard interface. The local area network access interface 324 is configured to provide a local area network connection function to the electronic device 310 and to the regional network interface 34A. The regional network interface 340 can be an RJ-45 interface standard, or other regional network interface standard, such as the wireless local area network interface IEEE 802.Ha/b/g. When the data transmission speed between the local area network access interface 324 and the regional network interface 340 is 10 megabits per second (Mbps) or 100 Mbps, the regional network access interface 324 and the regional network interface Two twisted pair wires are used between 340. When the data transmission speed between the local area network access interface 324 and the regional network interface 340 is more than one billion Gigabits per second (Gbps), that is, the regional network interface 340 is a one billion bit area. The network interface of the network (Gigabit local area network, referred to as 201033815 TP2009006 32227twf.doc/n is GLAN), 4 twisted pairs or optical fiber transmission between the regional network access interface 324 and the regional network interface 340 data.读 The card reader access interface 326 is used to provide a memory card access function to the electronic device 310 and is lightly connected to the memory card slot. The memory card slot 342 is an all-in-one card reader slot, such as a 7-in-1 card reader slot, and can support a variety of memory card format standards, such as: multimedia ticker, card (MultiMediaCard, referred to as MMC for short) Standard, memory card (Mem〇ry Stick card, MS Card for short) or Digital card (SD card) standard. In addition, in other exemplary embodiments, the & face between the card reader access interface 326 and the memory card slot 35A can also be a digital input and output (Secure Digital)

Input/Output,簡稱為SDIO)標準的介面。Input/Output, referred to as SDIO) standard interface.

圖4是根據本發明之另一示範實施例所繪示一種整合 性網路晶片的系統方顧。整合性網路日日日片似之匯流排 ’丨面橋接$ 322具有第-端、第二端與第三端。匯流排介 面橋接器322的第-端、第二端與第三端分別輕接至區域 網路存取介面324、讀卡機存取介面326與電腦主機板4⑺ 的主,晶片組412(或是-個電腦主機)。另外,匯流排介面 橋接β 322具有集線功能,因此整合性網路晶片透過 匯流排介面橋接器322便能夠整合區域網路存取介面324 機存取介面326。換句話說,匯流排介面橋接器似 排疋璜卡機存取介面326與區域網路存取介面324傳送資 ^電腦主機的順序,匯流排介面橋接器322甚至可能轉 換讀卡機存取介面326與區域網路存取介面324所傳送資 10 201033815 irzuuyu06 32227twf.doc/n 的,電腦主機可以存取的格式。 a:片組Μ2之間使用—,故二 至匯Ϊ使用—組至動^錢TXP與TXN來傳送數據 —^排介面橋接器322,而電腦主機晶片組412使用另 =動信號線RXP與RXN接收由匯流 幻2發送的數據。 何丧。。 片級ΐίΐί實電腦主機板41G除了電腦主機晶 发他雷、/^還包括巾域理1、記憶體模組以及 源官理模組。電腦主機板的電路技術為熟悉本領域 人士所習知,故在此不敘述其相關細節。 可以介面橋接器322之第一端 = PCIe介面時,且匯流排介面橋接器切之第二端與 可以是既介面’但匯流排介面橋接器322之第 而舌第二端與第三端所使用的介面並非用以限定本發 介面tr的· ’匯流排介面橋接11 322與讀卡機存取 數摅$ ί Ϊ間使用一組差動信號線TXP〇與TXN0來傳送 卡機存取介面326,而匯流排介面橋接器奶使 面32^ί 線與咖〇接收由讀卡機存取介 Χ、、數據。另外,匯流排介面橋接器322使用一 2動信躲ΤΧΡ1與ΤΧΝ1來傳送_至區域網路存取 線盘^流排介面橋接器322使用另—組差動信號 數據。 接收由區域網路存取介面324所發送的 11 201033815 TP2009006 32227twf.doc/n 在本示範實施例中,整合性網路 電源管理單元428盥〇遇包括一個 興組電,原官理接腳(未繪示恭·'语其 =早元428麵接至匯流排介面橋接器32 ς= 介面324與讀卡機存取介面似,用以 ”面橋接器322、區域網路存取介面似、二夂 ,;丨面似。電源管理單元428還執行其他㈣率= 關的功能。另外,上述之—組電源管理接腳,用以^收 ^部電源(未_)與外部接地(未纟#示),並作為匯流排=面 橋接器322、區域網路存取介面324與讀卡機存取介面似 的多個共用電源接腳與一個共用接地接腳。換句話說,匯 流=介面橋接器322、區域網路存取介面324與讀卡機存 取介面326共用同—組電源接腳與接地接腳。據此,整合 性網路晶片32G的封I方式可以至少節省-組rae介面口, 並將整體封裝之接_數目減少。舉舰明 存取介面似與讀卡機存取介面326原本分別為兩 48接腳的晶片。藉由上述之整合性網路晶片320的整合方 式與共用電源管理的機制,經採用pICe介面並適當整合後 之整合性網路晶片320僅需要64個接腳。另外,在其他示 範實施例中’整合性網路晶片32〇還可以採用USB介面或 PCI介面’不過當採用PICe介面在支援SDIO介面與GlAN 網路介面時,整合性網路晶片320會具有較好的功率管理 效能與較高的數據傳輸速度。 在本示範實施例中,整合性網路晶片320與電腦主機 晶片組412的運作原理大致如以下所述。當整合性網路晶 201033815 TP2009006 32227twf.doc/n 片320藉由區域網路存取介面324接收區域 送區域網路封包時,讀卡機存取介面32 =專 另外’當電腦主機板410欲存取記憶卡‘容待=網 路存取介面324未接收區域網路封包以及第 =網路封包時,電腦主機板會藉由上述: 存取^汹透過讀卡機存取介面326來存取記憶= φ 網路,當電子裝置提供—系統電源給整合性 1 B日片320時,電源管理接腳從接收系統電你 =:,而由於電源管理接獅示)是連接管! if電二^管理單元亦收到同—《值之系統 換為第-電壓 面324的中心心⑹曰ί __路存取介 電源轉換為第it /以及電源管理單元428將系統 壓給讀卡機柿= 侃第二電 所提供給區域網路存取介面3 ==早=428 得台b始:4* r- ^ < T、日日片的弟一電壓, n b、區域網路存取介面324的輸出輸 :putf ut則树為Μ運作,而電源管理:=二 ㈣卡機存取介面狗维 提供具第二電壓之電源(電壓 亦 當電轉換。 J呵』以進入功率節省模式時, J3 201033815 i'F2U〇y〇U6 32227twf.doc/n 〇 電源管理單元428提供第—電壓(實質上比第二電壓低)給 讀卡機存取介面326的中心晶片。舉例而言,讀卡機存ς 介面326在功率節省模式時接收到的電壓為低於第二電壓 (電壓值例如1.8V)之第一電壓(電壓值例如12V),而n 的電壓雖不能使讀卡機存取介面326正常運作,但是可以 維持其處於待命赋。據此,可以降低讀讀棘介面] 之中心晶片的操作電壓值,並進而減少整合性網路晶片 320之整體功率消耗。更精確地說,當整合性網路晶片32〇 採用PCIe介面且進人功率節省模式時,整合性網路晶片 320採用-種深層休眠模式(Deep如她沉m〇de DSML。當整合性網路晶片32G採用USB介面時,且進入 功率節省模式時’签合性網路晶片32G採用—種選 停(Selective Suspend)模式。另外,可以藉由在 ❿ 中運作的純(树示)來判別目前區域網 f或讀卡機存取介面326是否正在傳送數據或触數 Ϊ卡判斷是否進人功·率節省模式。再者,假設在 ==取,丨面326停止傳送數據或接收數據,且維持此 狀L超過—個預設等待時間之後,則電源管理單元4^判 =以,人功率節省模式。當電源管理單元似判斷讀卡 326進入功率節省模式時,電源管理單元428 曰1電祕第二存取介面。然而本發明並不限定於 上述,遇可以採用其他方法來判斷與整合性網路曰 置是否進入功率節省模式,或判ί整合性 曰曰片切或其元件是否可以進人功率節省模式.,且此 14 201033815 iy2〇uyu06 32227twf.doc/n 類判斷方法為熟悉本領域之人士所習知,故在此不敛述其 相關細節。 〃 在本示範實施例中’整合性網路晶片320設置於電腦 主機板410上。然而本發明並不限定於此,在其他示範實 施例中,整合性網路晶片320還可以藉由外部連接介面與 電腦主機板410或電子裝置31〇連接。 圖5是根據本發明之另一示範實施例所繪示一種具有4 is a system diagram of an integrated network chip in accordance with another exemplary embodiment of the present invention. Integrated network day-to-day film-like bus 丨 丨 bridge $ 322 has a first end, a second end and a third end. The first end, the second end and the third end of the bus interface bridge 322 are respectively connected to the area network access interface 324, the card reader access interface 326 and the main body of the computer motherboard 4 (7), the chip set 412 (or Yes - a computer host). In addition, the bus interface bridge 232 has a hub function, so the integrated network chip can integrate the area network access interface 324 machine access interface 326 through the bus interface bridge 322. In other words, the bus interface bridge is similar to the order in which the card access interface 326 and the regional network access interface 324 transmit the computer host. The bus interface bridge 322 may even convert the card reader access interface. 326 and the regional network access interface 324 transmitted by 10 201033815 irzuuyu06 32227twf.doc / n, the host computer can access the format. a: use between the group Μ2, so the second to the Ϊ Ϊ use group - to the money TXP and TXN to transfer data - ^ interface bridge 322, and the computer host chip group 412 use the other = signal line RXP and The RXN receives the data sent by the convergence magic 2 . What is it? . Chip-level ΐίΐί real computer motherboard 41G in addition to the computer host crystal ray Thunder, / ^ also includes the towel domain 1, memory module and source government module. The circuit technology of the computer motherboard is well known to those skilled in the art, so the relevant details are not described herein. The first end of the bridge 322 can be interfaced to the PCIe interface, and the second end of the busbar interface bridge can be the interface but the second and third ends of the bus interface bridge 322 The interface used is not used to limit the interface of the interface tr. The 'bus interface bridge 11 322 and the reader access number $ ί 使用 use a set of differential signal lines TXP 〇 and TXN0 to transfer the card machine access interface 326, and the bus interface bridge milk surface 32^ί line and the curry receiving access by the card reader, data. In addition, the bus interface bridge 322 uses a 2-way message 1 and ΤΧΝ 1 to transmit _ to the area network access disk. The channel interface bridge 322 uses another set of differential signal data. Receiving 11 sent by the regional network access interface 324 201033815 TP2009006 32227twf.doc/n In the exemplary embodiment, the integrated network power management unit 428 encounters a group of power, the original official pin ( Not shown in Christine's language = early 428 face to bus interface bridge 32 ς = interface 324 is similar to the card reader access interface, used for "face bridge 322, regional network access interface, Second, the power management unit 428 also performs other (four) rate = off function. In addition, the above-mentioned group power management pin is used to receive the power supply (not _) and external ground (not yet #示), and as the bus bar = face bridge 322, the area network access interface 324 and the card reader access interface like a plurality of common power pin and a common ground pin. In other words, the sink = interface The bridge 322, the area network access interface 324 and the card reader access interface 326 share the same set of power pins and ground pins. Accordingly, the integrated network chip 32G can save at least a group of rae Interface port, and reduce the number of connections in the overall package. The same as the card reader access interface 326, which is originally a two-48-pin chip. The integrated network chip 320 is integrated and the shared power management mechanism is adopted, and the integrated network is integrated with the pICe interface. The circuit chip 320 only needs 64 pins. In addition, in other exemplary embodiments, the 'integrated network chip 32 can also use a USB interface or a PCI interface'. However, when the PIME interface is used to support the SDIO interface and the GlAN network interface, The integrated network chip 320 has better power management performance and higher data transmission speed. In the exemplary embodiment, the operating principle of the integrated network chip 320 and the computer host chipset 412 is substantially as follows. When the integrated network crystal 201033815 TP2009006 32227twf.doc/n slice 320 receives the regional area network packet by the area network access interface 324, the card reader access interface 32 = specifically 'when the computer motherboard 410 To access the memory card 'tolerance = network access interface 324 does not receive the area network packet and the first = network packet, the computer motherboard will use the above: access ^ through the card reader access Face 326 to access memory = φ network, when the electronic device provides - system power to the integrated 1 B day 320, the power management pin from the receiving system electricity you =:, and because the power management is connected to the lion) is connected Tube! If the electric 2 management unit also received the same - "the value of the system changed to the center of the first - voltage surface 324 (6) 曰 _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ Give the card reader persimmon = 侃 second power supply to the regional network access interface 3 == early = 428 get the beginning of b: 4 * r- ^ < T, the Japanese brother's brother a voltage, nb, region The output of the network access interface 324 is output: putf ut is the tree operation, and the power management: = two (four) card machine access interface dog dimension provides a power supply with a second voltage (the voltage is also converted. When entering the power saving mode, J3 201033815 i'F2U〇y〇U6 32227twf.doc/n 〇 power management unit 428 provides a first voltage (substantially lower than the second voltage) to the card reader access interface 326 Central wafer. For example, the voltage received by the card reader interface 326 in the power save mode is a first voltage (voltage value such as 12V) lower than the second voltage (voltage value, for example, 1.8V), and the voltage of n cannot be The card reader access interface 326 is allowed to function normally, but can be maintained on standby. Accordingly, it is possible to reduce the operating voltage value of the center wafer of the read-trapping interface] and thereby reduce the overall power consumption of the integrated network wafer 320. More precisely, when the integrated network chip 32 uses the PCIe interface and enters the power saving mode, the integrated network chip 320 adopts a deep sleep mode (Deep as she sinks DSML. When the integrated network When the circuit chip 32G adopts the USB interface, and enters the power saving mode, the 'signature network chip 32G adopts the Selective Suspend mode. In addition, it can be discriminated by the pure (tree) operation in the ❿ At present, whether the regional network f or the card reader access interface 326 is transmitting data or the number of contacts is determined to determine whether to enter the power/rate saving mode. Further, if the == is taken, the face 326 stops transmitting data or receiving data. After the condition L is maintained for more than a preset waiting time, the power management unit determines the power saving mode. When the power management unit seems to judge that the card 326 enters the power saving mode, the power management unit 428 曰1 The second access interface is the second secret interface. However, the present invention is not limited to the above, and other methods can be used to determine whether the integrated network device enters the power saving mode, or the integrated slice or its element is determined. Whether it is possible to enter the power saving mode, and this 14 201033815 iy2〇uyu06 32227twf.doc/n class judgment method is known to those skilled in the art, so the relevant details are not described here. 〃 In the exemplary embodiment The integrated network chip 320 is disposed on the computer motherboard 410. However, the present invention is not limited thereto. In other exemplary embodiments, the integrated network chip 320 can also be connected to the computer motherboard 410 through an external connection interface. Or the electronic device 31 is connected. FIG. 5 is a diagram showing an alternative according to another exemplary embodiment of the present invention.

整合性網路晶片之電子裝置的系統方塊圖。請參照圖5, 在本示範實施财,電子裝置51G包括主n组512(其 内部有主要系統晶片)、中央處理器(未緣示)、記憶體模組 未繪示)與整合性網路晶片52〇。主機晶片組512,用以執 行電子農置510之主要功能,例如邏輯運算與檔案管理功 能等。整合性網路晶片520與電子裝置51㈣主機晶片組 412連接,並交換多個信號或數據。且整合性網路晶片52〇 與圖4之整合㈣路晶片傷大致上她似 述之差異點。 f以卜所 在本示範實施例中,整合性網路晶片52〇更包括 =子取介面530。第三存取介面53〇輕接至第三週邊硬 體模、.且56G,用以提供其他功能至電子裝置训。匯流 面橋接器322具有集線功能能約整合 324、讀卡機存取介面汹與第三存取介面33。=;: =接=322的第四端輕接至第三存取介面53〇。電界^ 理早幻28也墟至第三存取介面33〇,且提供 ”共用接地給匯流排介面橋接器322、區域網路縣= 15 201033815 TP2009006 32227twfdoc/n 324:讀。卡機存取介面326與第三存取介面33〇 (例如 源管理早兀328提供第四電壓給第三存取介面。黑 外,整合性網路晶片520的-組電源管理接 也作為匯流排介面橋接H 322、區域網路存取介面 卡機存取介面326與第三存取介面的多個共用電源二 =與-個共用接地接腳。此外,匯流排介面橋接器322、、f 藉由一組差動信號線TXP2與TXN2來傳送信號至第二= 取介面530,而匯流排介面橋接器322使用另 號線RXP2與娜2接收由第三存取介面53〇所發送= 然而本發明並不限定於上述,在其他示範實施例令, 整合性網路晶片還可以包括超過3個存取介面以提供電 裝置不同之功能’例如:錄影、錄音或接收全球定㈣ (Global P〇siti〇ning System,簡稱為 Gps)之信號的功能、。 換句話說’整合性網路晶片的匯流排介面橋接器需要依 所須連接的存取介面,提供適當數目的連接端。例如在 5所示的示範實施例中’除了主機晶片組512之外,匯产 排介面橋接器322尚須與其他三個存取介面連接,故此= 要至少四個連接端。 而 電子裝置510提供系統電源給整合性網路晶片, 由電源官理單疋428透過電源管理接腳接收,電源管理 元428並依照匯流排介面橋接器322、區域網路存取介 3冰讀卡機存取介面3S6以及第三存取介面別的電源泰 求轉換系統電源之電壓並分別輪出。 而 201033815 TP2009006 32227twf.d〇c/n 純管理單元428偵測電子裝置別進入功率節省 壓ϋ ,管理早凡428提供第一電壓上比第二電 第- 壓低)給讀卡機存取介面326的中心晶片以^ 面MG的中心晶片。在其他實施例中,如果第 上比第四電壓低,電源管理單元428亦可在ϊ 供給讀卡機存取介面326時,提供第二電壓4 面別。據此,可以降低讀卡機存取介面 。日日片以及第二存取介面53〇之中心曰 值’並進而減少整合性網路晶片520以及電子穿置5H) = 整體功率消耗。 枝电子裝置51〇的 θ片ίϋί據本發明之一示範實施例所繪示-種整合性 ;中=曰:的流程圖。請參照圖6,在本示範實施 驟:=;接_由步驟S6。2開始。在步 齡在ΐΐ S6t 後,繼續進行步驟 到區域網ί存取介面324橋接器322價測 340以「心 在傳送數據至區域網路連接器 =或由區域網路存取介面324接收網路連接哭34〇 ^ ^^^4^存取介面326保持在待命狀態:並且返回 乂驟S604。相反地,在步驟S6〇6 _,若 存取介…= 代4千裝置510猎由頃卡機存取介面挪來存 17 201033815 jl Kzuuyuuo 32227twf.doc/n ί,繼㈣行步驟咖,整合叫運作方法_至此結 束。 户個5=’,,Ϊ據本發明之多個示範實施例,本發明之 :路:=雷二:―種整合性網路晶片與使用此整合性 、,周路晶片的電子裝置。整人柹 &处μ入登口性、码路曰日片提供一個具有集線 連:功::的此介面橋接器用以連接提供區域網路 ίί=ϋΐ:Γ介面與提供記憶卡存取功能的第二存 取"面至电子衣置。當電子裝置進入功率節省模式,提供 !=!電;給;一存取介面與第二存取介面。另外:、 二ί: 面與第二存取介面電源管理單元 :單元及其電源接腳與其接地接腳。據 此,可以減少封裝整合性網路晶 體製作成本與功率消耗。aaJ^,'㈣數目'硬 雖=以示範實施例揭露如上,然其並非用以 ^月,可實施方式,任何所屬技術領域中具有通常知識 者’在不脫離所揭露實施例之精神和範㈣,當可作^ =,故賴範圍當視_之 定者為準。 〜 【圖式簡單說明】 讀卡機功能的獨立 ❹ 圖1是一個傳統之具有網路功能與 封裝系統示意圖。 18 201033815 ii^zuuyu06 32227twf.doc/n 圖2是-種利用單一匯流排連接至電子 路卡控制器與讀卡機控_的整合纽㈣、騎意圖 圖3疋根據本發明之—示範實施例所蜂示一種整合性 、'周路晶片的系統方塊圖。 圖4是根據本發明之另一示範實施例崎示 性網路晶片的系統方塊圖。 鲁 圖5是根據本發明之另一示範實施例所! 會示一種且有 整合性網路晶片之電子裝置㈣統方塊圖。 ,、有 圖6是根據本發明之一示範實施例所緣示一種整 晶片運作方法的流程圖。 口A block diagram of the system of an integrated network chip electronic device. Referring to FIG. 5, in the exemplary implementation, the electronic device 51G includes a main n group 512 (with a main system chip inside), a central processing unit (not shown), a memory module not shown, and an integrated network. The wafer 52 is defective. The host chipset 512 is used to perform the main functions of the electronic farm 510, such as logic operations and file management functions. The integrated network chip 520 is coupled to the electronic device 51 (4) host chipset 412 and exchanges a plurality of signals or data. And the integration of the network chip 52 〇 with the integration of Figure 4 (four) road wafer injury is roughly the difference she seems to describe. In the exemplary embodiment, the integrated network chip 52 further includes a sub-fetch interface 530. The third access interface 53 is lightly connected to the third peripheral hard module, and 56G, to provide other functions to the electronic device training. The bussing bridge 322 has a hub function that can be integrated 324, a card reader access interface, and a third access interface 33. =;: = The fourth end of the connection = 322 is connected to the third access interface 53A. The electricity industry has a clear access to the third access interface 33〇, and provides “shared grounding to the bus interface bridge 322, regional network county = 15 201033815 TP2009006 32227twfdoc/n 324: read. card machine access interface 326 and the third access interface 33 (for example, the source management early 328 provides the fourth voltage to the third access interface. Black, the integrated network chip 520 - the group power management interface also serves as the bus interface bridge H 322 The local network access interface card machine access interface 326 and the plurality of shared power sources of the third access interface are two common ground contacts. Further, the bus interface bridges 322, f are separated by a set. The signal lines TXP2 and TXN2 transmit signals to the second = interface 530, and the bus interface bridge 322 uses the other lines RXP2 and Na 2 to be transmitted by the third access interface 53 = = however, the invention is not limited In the above, in other exemplary embodiments, the integrated network chip may further include more than three access interfaces to provide different functions of the electrical device, for example: video, recording or receiving global (4) (Global P〇siti〇ning System Signal referred to as Gps) In other words, the bus interface bridge of the integrated network chip needs to provide an appropriate number of connections according to the access interface to be connected. For example, in the exemplary embodiment shown in FIG. 5, except for the host chip set. In addition to 512, the production interface bridge 322 must be connected to the other three access interfaces, so = at least four connections. And the electronic device 510 provides system power to the integrated network chip, by the power supply疋 428 receives through the power management pin, the power management unit 428 and according to the bus interface bridge 322, the regional network access interface 3 ice card reader access interface 3S6 and the third access interface of the power supply conversion system The voltage of the power supply is turned out separately. And 201033815 TP2009006 32227twf.d〇c/n pure management unit 428 detects the electronic device does not enter the power saving pressure, the management early 428 provides the first voltage on the first voltage than the second electricity - the low voltage) The center wafer of the card reader access interface 326 is the center wafer of the MG. In other embodiments, if the first is lower than the fourth voltage, the power management unit 428 can also provide the card reader access device. At 326 hours, a second voltage 4 side is provided. Accordingly, the card reader access interface can be lowered. The center of the day and the second access interface 53〇 depreciate and further reduce the integrated network chip 520 and the electronic 5H) = overall power consumption. The θ slice of the branch electronic device 51〇 is shown in accordance with an exemplary embodiment of the present invention; a flowchart of the integration; medium = 曰: please refer to FIG. The implementation step: =; _ is started by step S6. 2. After the step is ΐΐ S6t, the process proceeds to the area network ί access interface 324 bridge 322 price measurement 340 to "heart is transmitting data to the area network connection If the network connection is received by the local area network access interface 324, the access interface 326 remains in the standby state: and returns to step S604. Conversely, in step S6〇6 _, if access...==4 thousand devices 510 hunting by the card machine access interface to save 17 201033815 jl Kzuuyuuo 32227twf.doc/n ί, following (four) step coffee, integration Calling the method of operation _ ends here. According to various exemplary embodiments of the present invention, the present invention: Road: = Ray II: an integrated network chip and an electronic device using the integrated, peripheral chip. The whole person amp &; 入 登 、 、 码 码 码 、 、 、 码 码 提供 提供 提供 提供 提供 提供 提供 : : : : : : : : 此 此 此 此 此 此 此 此 此 此 此 此 此 此 此 此 此 此 此 此 此 此 此The second access & face to the electronic clothing. When the electronic device enters the power saving mode, it provides !=! power; gives; an access interface and a second access interface. In addition:, two: face and second access interface power management unit: unit and its power pin and its ground pin. As a result, package integration network crystal fabrication costs and power consumption can be reduced. aaJ^, '(4) number 'hard' = although the above is disclosed in the exemplary embodiment, but it is not intended to be used in the form of an embodiment, and the general knowledge of those skilled in the art can be used without departing from the spirit and scope of the disclosed embodiments. When it is possible to make ^ =, the scope of the ray is subject to _. ~ [Simple diagram description] Card reader function independent ❹ Figure 1 is a schematic diagram of a traditional network function and package system. 18 201033815 ii^zuuyu06 32227twf.doc/n FIG. 2 is an integrated button (four) connected to an electronic road card controller and a card reader control unit using a single bus bar. FIG. 2 is an exemplary embodiment according to the present invention. The bee shows an integrated, 'system block diagram of the peripheral chip. 4 is a system block diagram of a rugged network wafer in accordance with another exemplary embodiment of the present invention. Lutu 5 is a block diagram of an electronic device (four) showing an integrated network chip in accordance with another exemplary embodiment of the present invention. Figure 6 is a flow chart showing a method of operating a full wafer in accordance with an exemplary embodiment of the present invention. mouth

【主要元件符號說明】 110、250、310、510 :電子 裝置 112、312、412、512 :主機 晶片組 120、324 ·區域網路存取介 面 140、326 ·讀卡機存取介面 130、340 :區域網路介面 150、350 ·記憶卡插槽 210 :整合系統 220 :無線網卡控制器 230 :讀卡機控制器 240 ·匯流排介面 222、232、242、244、246、 252 :電源與數據單元 320、520 :整合性網路晶片 322 .匯流排介面橋接器 410:電腦主機板 428 :電源管理單元 440 :區域網路連接器 450 :多合一讀卡機插槽 530 :第三存取介面 560 :第三週邊硬體模組 600 :整合性晶片運作方法 S602〜S610 :步驟流程 19[Main component symbol description] 110, 250, 310, 510: electronic devices 112, 312, 412, 512: host chipset 120, 324 · regional network access interface 140, 326 · card reader access interface 130, 340 : area network interface 150, 350 · memory card slot 210: integrated system 220: wireless network card controller 230: card reader controller 240 · bus interface 222, 232, 242, 244, 246, 252: power and data Units 320, 520: Integrated Network Chip 322. Bus Interface Bridge 410: Computer Motherboard 428: Power Management Unit 440: Area Network Connector 450: Multi-Card Reader Slot 530: Third Access Interface 560: third peripheral hardware module 600: integrated wafer operation method S602~S610: step flow 19

Claims (1)

201033815 irMwwo 32227twf.doc/n 七 、申請專利範圍: 至該存取介面,用以提供-區域網路連線功能 該電^置第二存取介面’用以提供一記憶卡存取功能至 © -介面橋接器,具有至少—第—端與至少 ,二端與該第二端分_接至該第—存戈j 一 =舆::::=有-集線功能用‘= 取介面與取:面、該第二存 取介::及提供-第二電⑽:ί取=給該第一存 功率節電源管理單元判斷該第二存取介面進入一 該電源管理單元提供該第-電壓;第 -存,面’而該第—小於該第二電壓。 片,其以專=第1項所述之該整合性網路晶 第-存取介域網路控制晶片,且該 路連線功能給該電子裝置f…連接态以提供該區域網 片之該整合性網路晶 至少-讀卡機播槽以存取該讀卡;二==憶= 20 201033815 ^06 32227twf.doc/n 尹’該讀卡機插槽為-多合—讀卡機插槽。 4.如申請專利範圍第3 片^其中,_-存取介面路晶 弟一存取介面處於—待命二子=時’該 憶卡,且該第一存取介面去讲於田該电子裝置欲存取該記 子裝置藉由該第二存取介面存路封包時,該電 晶片設置於該電腦主機板上。純域板’祕合性網路 更包^如中一_圍第1項所述之該整合性網路晶片 該組電源::二::腳j:-組電源接腳與接地接腳’ 部接地,其中,諸人刀別用以接收一外部電源與一外 存取介面jt用兮/二面橋接裔、該第—存取介面與該第二 /、用邊組電源接腳與接地接腳。 參 片,其中中請專利範圍第1項所述之該整合性網路晶 源,:元接收該電子裝置提供之-系統電 理單元職第,其巾該電源管 及 锊兴马該弟—電壓和該第二電壓;以 細橋接器。 片,其令該第1壓實所;4之該整合性網路晶 貝上寺於L2伏特,該第二電壓實 201033815 iF^uuyuuo 32227twf.d〇c/n 質上等於=伏特’喊第三電壓實f上等於Μ伏 9. 一種電子裝置,包括·· 子 一主機;以及 機連,其中雜合性轉晶片與該主 機連接以又換數據,該整合性網路晶片包括. 〇 功能:電=取介面,用以提供-區域網路連線 能至存取h,用以提供-記憶卡存取功 端與少一第-端,-第二 介面,該第二端為技Ζ、中,該弟—端耦接至該第一存取 弟—端耦接至該第二存取介面,且兮篦二 接至該電子裝置的該主機; Μ弟二4耦 二在2源管理單^,触至該第—存取介面、該第 第-存取介面以及提供/产供一第-電壓給該 其中,Mm: 電祕該第二存取介面, Q 人—功二理單元判斷該第二存取介面進 省模式時’該電源管理單 — 電腦主機板,/該9 3項所述之該電子裝置包含- 、用路日日片没置於該電腦主機板上。 22201033815 irMwwo 32227twf.doc/n VII. Patent application scope: To the access interface, to provide - regional network connection function, the second access interface for providing a memory card access function to © - an interface bridge having at least - a first end and at least a second end and a second end connected to the first - the same j - a: 舆:::: = has - the line function uses '= to take the interface and take : the second access medium: and the second power supply (10): ί take = the first power storage power management unit determines that the second access interface enters the power management unit to provide the first voltage ; the first - save, the face 'and the first - less than the second voltage. a chip, which controls the chip with the integrated network crystal-first access network as described in item 1, and the way of connecting to the electronic device f... is connected to provide the area network The integrated network crystal is at least - the card reader slot to access the card; two == recall = 20 201033815 ^06 32227twf.doc / n Yin 'the card reader slot is - multi-function - card reader Slot. 4. If the patent application scope is the third film, wherein the access interface is in the standby mode, the first access interface is to When the access device is encapsulated by the second access interface, the electrical chip is disposed on the computer motherboard. The pure domain board's secret network is further packaged. The integrated network chip described in the first item is the power supply of the group:: 2:: foot j: - group power pin and ground pin' Grounding, wherein the knives are used to receive an external power supply and an external access interface jt for the 兮/two-sided bridge, the first access interface and the second/, the edge group power pin and ground Pin. The reference piece, wherein the integrated network source mentioned in the first item of the patent scope: the element receives the system-electricity unit provided by the electronic device, and the towel and the power supply tube and the younger brother-- Voltage and the second voltage; with a thin bridge. a piece, which makes the first compaction; 4 of the integrated network crystal on the temple at L2 volts, the second voltage is 201033815 iF^uuyuuo 32227twf.d〇c/n qualitatively equal to = volt 'shouting The three-voltage real f is equal to the squat 9. An electronic device includes: a sub-host; and a machine connection, wherein the heterogeneous trans-wafer is connected to the host to exchange data, and the integrated network chip includes. : electric = interface, for providing - regional network connection to access h, for providing - memory card access function and less one - end, - second interface, the second end is a technology The middle end is coupled to the first access terminal-end coupled to the second access interface, and is connected to the host of the electronic device; the second brother is coupled to the second source at 2 sources The management unit ^, touches the first access interface, the first access interface, and provides/produces a first-voltage to the Mm: the second access interface, the Q-function When the unit determines that the second access interface enters the provincial mode, the power management sheet - the computer motherboard, / the electronic device described in the item 93 includes - Road daily sheet is not placed on the computer's motherboard. twenty two
TW099101676A 2009-03-03 2010-01-21 Integrated network chip and electronic device TW201033815A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/712,211 US8307228B2 (en) 2009-03-03 2010-02-25 Integrated network chip and electronic device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US15688709P 2009-03-03 2009-03-03

Publications (1)

Publication Number Publication Date
TW201033815A true TW201033815A (en) 2010-09-16

Family

ID=43338473

Family Applications (1)

Application Number Title Priority Date Filing Date
TW099101676A TW201033815A (en) 2009-03-03 2010-01-21 Integrated network chip and electronic device

Country Status (2)

Country Link
CN (1) CN101923527B (en)
TW (1) TW201033815A (en)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1012692B1 (en) * 1996-11-04 2004-06-23 Mobility Electronics, Inc. System for power supply of computer peripherals
CN1719429A (en) * 2004-07-05 2006-01-11 技嘉科技股份有限公司 Automatic installing device having universal sequential bus interface and its method
CN100483378C (en) * 2006-07-05 2009-04-29 友劲科技股份有限公司 PCI-Express multi-mode extended card and communication device possessing the extended card

Also Published As

Publication number Publication date
CN101923527B (en) 2012-09-12
CN101923527A (en) 2010-12-22

Similar Documents

Publication Publication Date Title
US10468078B2 (en) Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communication
US10191524B2 (en) Low-power Type-C receiver with high idle noise and DC-level rejection
KR101688349B1 (en) Low swing voltage mode driver
US8554977B2 (en) Integrated circuits for accessing USB device
CN108351852A (en) Enhanced communications on universal serial bus (USB) TYPE-C cables
CN107409056A (en) Use the communication path of repeater selective enabling first and the second communication path
US20120243156A1 (en) Integrated usb hub
TW200419435A (en) Universal micro memory card
WO2015101067A1 (en) Rfid reader/writer and rfid system
TWI464596B (en) System and method for facilitating communication between components in a portable electronic device and portable electronic devices
CN106201758B (en) A kind of method and device that server node hard disk powers on
CN103097985A (en) Systems and methods for implementing reduced power states
JP4131234B2 (en) Macrocell, integrated circuit device, and electronic device
CN107544653A (en) A kind of USB Type C interface and mobile device
CN103616935A (en) Embedded computer mainboard
CN205692166U (en) Core board based on PowerPC framework central processing unit
KR102613449B1 (en) Sideband signaling on PERIPHERAL COMPONENT INTERCONNECT (PCI) EXPRESS (PCIE) links
CN207249664U (en) A kind of double type c interface arrangements based on intel kabylake platforms
TWI338840B (en) Expandable express card and its method for isolating noise and method for combining functionalities of the express card with a non-host device
US8307228B2 (en) Integrated network chip and electronic device
TW200411362A (en) Method and apparatus for configuring a voltage regulator based on current information
EP2460278B1 (en) Transaction terminator
TW201033815A (en) Integrated network chip and electronic device
CN104102870B (en) Electron underwriting authentication expansion equipment and information processing method
TW201407361A (en) Expansion module