KR960009702A - Biscreen Display Method and Circuit in Widescreen Television Receiver - Google Patents

Biscreen Display Method and Circuit in Widescreen Television Receiver Download PDF

Info

Publication number
KR960009702A
KR960009702A KR1019940020187A KR19940020187A KR960009702A KR 960009702 A KR960009702 A KR 960009702A KR 1019940020187 A KR1019940020187 A KR 1019940020187A KR 19940020187 A KR19940020187 A KR 19940020187A KR 960009702 A KR960009702 A KR 960009702A
Authority
KR
South Korea
Prior art keywords
signal
television receiver
image
signals
circuit
Prior art date
Application number
KR1019940020187A
Other languages
Korean (ko)
Other versions
KR0143167B1 (en
Inventor
박영준
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019940020187A priority Critical patent/KR0143167B1/en
Publication of KR960009702A publication Critical patent/KR960009702A/en
Application granted granted Critical
Publication of KR0143167B1 publication Critical patent/KR0143167B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0117—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal
    • H04N7/0122—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving conversion of the spatial resolution of the incoming video signal the input and the output signals having different aspect ratios
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0626—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by filtering
    • H03M1/0629—Anti-aliasing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00—Details of colour television systems
    • H04N9/77—Circuits for processing the brightness signal and the chrominance signal relative to each other, e.g. adjusting the phase of the brightness signal relative to the colour signal, correcting differential gain or differential phase

Abstract

1. 청구범위에 기재된 발명이 속한 기술분야1. TECHNICAL FIELD OF THE INVENTION

와이드 스크린 텔레비전 수상기에 있어서 다중화면 표시회로에 관한 것으로, 특히 화면의 가로, 세로비가 16:9인 와이드 텔레비전 수상기에서 화면을 좌우로 같은 크기의 두동화상을 표시하는 와이드 스크린 텔레비전 수상기에서 주화면 표시 방법 및 회로에 관한 것이다.The present invention relates to a multi-screen display circuit in a wide screen television receiver, and more particularly, to a main screen display method in a wide screen television receiver displaying a double-sided image of the same size from side to side on a wide television receiver having a 16: 9 aspect ratio. And a circuit.

2. 발명의 해결하려고 하는 기술적 과제2. Technical problem to be solved

TV한대로 서로 다른 영상노드를 똑같은 화질로 표시할 수 있도록 하는 방법 및 회로를 제공함에 있다.The present invention provides a method and a circuit for displaying different video nodes with the same image quality as one TV.

3. 발명의 해결방법의 요지3. Summary of Solution to Invention

서로 다른 두 화상의 크기 및 화질을 동일하게 하는 제1단계와, 한대의 화상표시장치에 두화면을 표시하는 제2단계로 구성되어디되, 상기 두종류의 서로 다른 화상신호를, 두신호 각각의 동기신호에 맞춰 발생시킨 제어신호에 의해 필드단위로 와이드하고, 상기 저장된 값을 리드시에는 한 화면의 동기신호에 맞취 발생시킨 제어신호에 의해 동일위치의 화상신호를 좌우 연속으로 읽어 내도록 하여 동기 위치가 다른 두 종류의 화상동기를 일치시켜주도록 되어 있다.And a second step of displaying two screens on a single image display device, wherein the two types of image signals are different from each other. The control signal generated according to the synchronization signal is wide in field units, and when reading the stored value, the image signal at the same position is continuously read from left to right by the control signal generated according to the synchronization signal on one screen. To synchronize two different types of image synchronization.

4, 발명의 중요한 용도4, important uses of the invention

와이드TV의 동화면 표시장치.Widescreen video display device.

Description

와이드 스키린 텔레비전 수상기에서의 두화면 표시 방법 및 회로Biscreen Display Method and Circuit in Wide Skinned Television Receiver

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명에 따른 와이드 텔레비전 수상기의 그 화면 표시 예시도3 shows an example of the screen display of the wide television receiver according to the present invention.

제4도는 본 발명에 따른 회로도4 is a circuit diagram according to the present invention

Claims (4)

제1,2복합성영상신호를 수신하는 텔레비전 수상기의 표시회로에 있어서, 상기 제1복합성영상신호를 휘도신호와 색차신호(R-Y,B-Y)및 동기신호로 분리시킴과 동시에 록킹된 제어신호를 발생하는 제1크로마 처리회로와, 상기 제2복합영상신호를 휘도신호와 색차신호 (R-Y,B-Y)및 동기신호로 분리시킴과 동시에 록킹된 제어신호를 발생하는 제2크로마 처리회로와 상기 제1,2크로바처리회로의 출력중 각 휘도신호 및색차신호를 디지탈화하는 제1,2A/D변환기와, 상기 제1,2 A/D변환기의 출력을 라인수 감소에 따른 엘리어싱 에러 발생방지를 위해 저역통과필터링 하는 제1,2수직필터와 상기 제1-2크로마처리신호의 출력중 수직·수평 동기신호를 상기 제1,2수직필터를 통과한 신호의 리드/라이트를 제어하기 위한 제어신호를 발생하는 제1,2메모리 제어부와 제1,2메모리 제어부에서 발생하는 리드/라이트를 제어신호에 따라 제1,2수직필터의출력을 필드 단위로 기록 또는 재생되는 데이타를 보관하는 제 1,2필드 메모리와, 상기 제1,2필드 메모리의 출력을 라이트 클럭의 주파수 빠른 주파수로 읽어 아나로그신호로 변환됨을 특징으로하는 와이드 스크린 텔레비전 수상기에서의 두 화면 표시 회로A display circuit of a television receiver for receiving a first and second composite video signal, wherein the first composite video signal is separated into a luminance signal, a color difference signal (RY, BY), and a synchronization signal to generate a locked control signal. A first chroma processing circuit, a second chroma processing circuit for separating the second composite video signal into a luminance signal, a color difference signal (RY, BY), and a synchronization signal and generating a locked control signal and the first and second chroma processing circuits; The first and second A / D converters for digitizing each luminance signal and the chrominance signal among the outputs of the clover processing circuit and the low pass for preventing the occurrence of an aliasing error due to the decrease in the number of lines of the first and second A / D converters. A control signal for generating a control signal for controlling read / write of a signal passing through the first and second vertical filters to the vertical and horizontal synchronizing signals from the outputs of the first and second vertical filters and the first and second chroma processing signals to be filtered. First and second memory controller and first and second memo The first and second field memories for storing data which records or reproduces the output of the first and second vertical filters in units of fields according to the control signal of the read / write generated by the control unit, and the outputs of the first and second field memories. Two-screen display circuit in a wide screen television receiver, characterized in that the frequency of the write clock is read at high frequency and converted into an analog signal 텔레비전 수상기의 표시방법에 있어서, 상기 텔레비전 수상기에서 서로 다른 두 화상의 크기 및 화질을 동일하게 하는 제1단계와, 상기 제1단계의 처리결과를 한대의 화상표시장치레 두화면으로 표시하는 제2단계로 구성됨을 특징으로하는 와이드 스크린 텔레비전 수상기에서의 두 화면 표시 회로A display method of a television receiver, comprising: a first step of equalizing the size and image quality of two different images on the television receiver; and a second step of displaying the processing result of the first step on one image display device in two screens; Two screen display circuits in a wide screen television receiver characterized by consisting of steps 제2항에 있어서, 제1단계가 두종류의 서로 다른 화상신호를 두신호 각각의 동기신호에 및춰 발생시킨 제어 신호에 의해 필드단위로 와이드 처리하고, 상기 저장된 값을 리드시에는 한 화면의 동기신호에 맞춰 발생시킨 제어신호에 의해 동일위치의 화상신호를 좌우 연속으로 읽어 내도록 하여 동기 위치가 다른 두 종류의 화상동기를 일치기켜주도록 이루어짐을 특징으로하는 와이드 스크린 텔레비전 수상기에서의 두 화면 표시 회로3. The first step according to claim 2, wherein the first step is to process two kinds of different image signals wide by field by the control signals generated by the synchronization signals of the two signals, and to synchronize one screen when the stored values are read. Two screen display circuits in a wide screen television receiver, characterized in that the image signals of the same position are read left and right in succession by a control signal generated in accordance with the signal to synchronize two types of image synchronizations having different synchronization positions. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940020187A 1994-08-16 1994-08-16 Pip display circuit of wide screen television receiver KR0143167B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940020187A KR0143167B1 (en) 1994-08-16 1994-08-16 Pip display circuit of wide screen television receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940020187A KR0143167B1 (en) 1994-08-16 1994-08-16 Pip display circuit of wide screen television receiver

Publications (2)

Publication Number Publication Date
KR960009702A true KR960009702A (en) 1996-03-22
KR0143167B1 KR0143167B1 (en) 1998-07-15

Family

ID=19390460

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940020187A KR0143167B1 (en) 1994-08-16 1994-08-16 Pip display circuit of wide screen television receiver

Country Status (1)

Country Link
KR (1) KR0143167B1 (en)

Also Published As

Publication number Publication date
KR0143167B1 (en) 1998-07-15

Similar Documents

Publication Publication Date Title
JPS611190A (en) Color graphic overlay system
JP2607020B2 (en) Automatic conversion device for TV mode
US4500908A (en) Method and apparatus for standardizing nonstandard video signals
JPS63207284A (en) Picture-in-picture video signal generator
KR960009702A (en) Biscreen Display Method and Circuit in Widescreen Television Receiver
JPH01264376A (en) Signal processing circuit capable of displaying plural pictures
JPH01208985A (en) Television picture enlarging system
KR100378788B1 (en) Circuit for processing multiple standard two video signals
JP3112078B2 (en) Image storage device
KR900007430B1 (en) Tv flicker eliminating circuit by multi-field memory
KR0164255B1 (en) Image signal converting apparatus for video camera
JP3410117B2 (en) Signal processing adapter
JP2737149B2 (en) Image storage device
JPS6367093A (en) Magnetic recording and reproducing device
JP2860988B2 (en) Image storage device
JPH0430789B2 (en)
JPH05176229A (en) Multi-input video signal display device
JP3138670B2 (en) Video storage and playback device with synchronization signal adjustment function
JP2737148B2 (en) Image storage device
JP2782718B2 (en) Image processing device
KR950003628B1 (en) Caption compensating circuit of vcr
JP2692128B2 (en) Image processing circuit
JPS62269482A (en) Picture processor
JPH0775418B2 (en) Superimpose device
JPS60180290A (en) Television receiver

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050330

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee