KR960007155Y1 - System for processing a video signal - Google Patents
System for processing a video signal Download PDFInfo
- Publication number
- KR960007155Y1 KR960007155Y1 KR2019900003334U KR900003334U KR960007155Y1 KR 960007155 Y1 KR960007155 Y1 KR 960007155Y1 KR 2019900003334 U KR2019900003334 U KR 2019900003334U KR 900003334 U KR900003334 U KR 900003334U KR 960007155 Y1 KR960007155 Y1 KR 960007155Y1
- Authority
- KR
- South Korea
- Prior art keywords
- signal
- color difference
- signals
- pass filter
- low pass
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N9/00—Details of colour television systems
- H04N9/79—Processing of colour television signals in connection with recording
- H04N9/87—Regeneration of colour television signals
- H04N9/8707—Regeneration of colour television signals using a demodulator and a remodulator, e.g. for standard conversion
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
- H03H7/01—Frequency selective two-port networks
- H03H7/12—Bandpass or bandstop filters with adjustable bandwidth and fixed centre frequency
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
- H03K19/1737—Controllable logic circuits using multiplexers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N9/00—Details of colour television systems
- H04N9/64—Circuits for processing colour signals
- H04N9/67—Circuits for processing colour signals for matrixing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N9/00—Details of colour television systems
- H04N9/77—Circuits for processing the brightness signal and the chrominance signal relative to each other, e.g. adjusting the phase of the brightness signal relative to the colour signal, correcting differential gain or differential phase
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Processing Of Color Television Signals (AREA)
Abstract
내용 없음No content
Description
제1도는 종래 텔레비젼 수상기의 영상신호 처리블록도1 is a video signal processing block diagram of a conventional television receiver.
제2도는 본 고안 텔레비젼 수상기의 영상신호 처리시스템에 대한 블록도2 is a block diagram of a video signal processing system of a television receiver of the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
1, 15 : 멀티플렉서2, 9a-9c, 11 : 저역필터1, 15: multiplexer 2, 9a-9c, 11: low pass filter
3, 13a-13b : A/D변환기4 : 클럭발생기3, 13a-13b: A / D converter 4: Clock generator
5 : 디코더6 : 필드메모리5: decoder 6: field memory
7 : 리드/라이트신호발생기8a-8c : D/A변환기7: Lead / right signal generator 8a-8c: D / A converter
10 : 매트릭스12 : 복조기10 matrix 12 demodulator
14 : 지연보상부14: delay compensation
본 고안은 디지탈 텔레비젼 수상기의 영상신호 처리에 관한 것으로, 특히 더블필드 디지탈 테레비젼 수상기의 S-VHS신호 인터페이스에 적당하도록 한 텔레비젼 수상기의 영상신호 처리시스템에 관한 것이다.The present invention relates to video signal processing of a digital television receiver, and more particularly, to a video signal processing system of a television receiver adapted to be suitable for the S-VHS signal interface of a double-field digital television receiver.
제1도는 종래 텔레비젼 수상기의 영상신호 처리블록도로서 이에 도시한 바와 같이, 복합영상신호(Composite Video and Blanking Signal : CVBS1-CVBS3)의 종류를 선택하는 멀티플렉서(1)와, 상기 멀티플렉서(1)의 출력신호중에 포함된 잡음성분의 신호를 제거하는 저역필터(2)와, 상기 저역필터(2)로부터 입력되는 아날로그 영상신호를 클럭발생기(4)의 클럭신호를 이용하여 디지탈 영상신호로 변환하는 아날로그(A))/디지탈(D)변환기(3)와, 상기 A/D변환기(3)로부터 입력되는 영상신호를 2배의 필드로하기 위한 디코더(5)와, 상기 디코더(5)의 출력신호인 색차신호(R-Y, B-Y) 및 휘도신호(Y)를 리드/라이트신호발생기(7)의 라이트신호(W)에 의해 자체 저장하는 필드메모리(6)와, 상기 필드메모리(6)에서 2배의 필드로 읽혀진 색차신호'(R-Y),(B-Y)' 및 휘도신호(Y')를 아날로그 변환하는 D/A변환기(8a-8c)와 상기 D/A변환기(8a-8c)의 출력신호중에 포함된 고주파 잡음을 제거하는 저역필터(9a-9c)와, 상기 저역필터(9a-9c)의 출력신호에서 2배의 스피드를 갖는 색신호(R, G, B)를 분리해내는 매트릭스(10)로 구성되었다.FIG. 1 is a block diagram of a video signal processing of a conventional television receiver. As shown in FIG. A low pass filter (2) for removing a signal of a noise component included in the output signal, and an analog picture signal converted from the low pass filter (2) into a digital video signal using a clock signal of the clock generator (4). (A)) / digital (D) converter 3, decoder 5 for making a double field of the video signal input from the A / D converter 3, and an output signal of the decoder 5 A field memory 6 which stores the color difference signals RY, BY and the luminance signal Y by the write signal W of the read / write signal generator 7 twice as much as in the field memory 6; D / A for analog conversion of color difference signals' (RY), (BY) 'and luminance signal (Y') A low pass filter 9a-9c for removing high frequency noise included in the output signals of the converters 8a-8c and the D / A converters 8a-8c, and 2 from the output signals of the lowpass filters 9a-9c. It consists of a matrix 10 for separating the color signals R, G, and B having a double speed.
이와 같이 구성된 종래의 영상처리 시스템에 있어서, 튜너로부터 제공되는 복합영상신호(CVBS1) 및 SCART로 부터 제공되는 복합영상신호(CVBS2, CVBS3)중 멀티플렉서(1)에서 사용자의 명령에 의해 선택된 복합영상신호가 저역필터(2)를 통하면서 잡읍성분이 제거된 다음 A/D변환기(3)에서 디지탈신호로 변환된 그리고 상기 디지탈 변환된 신호는 디코더(5)에서 각 텔레비젼 방식에 따라 색차신호(R-Y),(B-Y)와 휘도신호(Y)로 분리된 후 리드/라이트신호발생기(7)의 라이트신호(W)에 의해 필드메모리(6)에 저장되며, 이렇게 저장된 영상신호는 상기 리드/라이트신호발생기(7)에서 상기 라이트신호(W)의 2배주파수로 발생되는 리드신호(R)로 리드되어 2배의 스피드를 갖는 색차신호(R-Y)'(B-Y)' 및 휘도신호(Y')로 출력된다.In the conventional image processing system configured as described above, the composite video signal selected by the user's command in the multiplexer 1 of the composite video signal CVBS1 provided from the tuner and the composite video signals CVBS2 and CVBS3 provided from the SCART. The noise component is removed while passing through the low pass filter 2 and then converted into a digital signal in the A / D converter 3, and the digitally converted signal is decoded in the decoder 5 according to each television system. After divided by (BY) and the luminance signal (Y), it is stored in the field memory (6) by the write signal (W) of the read / write signal generator (7), and the stored image signal is the read / write signal generator In (7), a read signal R generated at twice the frequency of the write signal W is read and output as a color difference signal RY '(BY)' and a luminance signal Y 'having a double speed. do.
그리고, 상기 필드메모리(6)의 출력신호인 색차신호(R-Y)',(B-Y)' 및 휘도신호(Y')는 D/A변환기(8a-8c)를 각기 통하면서 아날로그신호로 변환된 후 다시 저역필터(9a-9c)를 각기 통하면서 고주파 잡음성분이 제거되어 매트릭스(10)에 인가됨에 따라 그의 출력측에 고속의 스피드를 갖는 색신호(R, G, B)가 출력된다.The color difference signals RY ', (BY)' and the luminance signal Y ', which are output signals of the field memory 6, are converted into analog signals while passing through the D / A converters 8a-8c, respectively. As the high frequency noise component is removed and applied to the matrix 10 while passing through the low pass filters 9a-9c again, color signals R, G, and B having high speed are output to the output side thereof.
그러나 이와 같은 종래의 영상신호 처리시스템은 일반적인 영상신호보다 우수한 화질을 제공하는 S-VHS신화를 주사할 대비가 되어 있지 않아 시청자에게 더 좋은 화상을 제공할 수 없게되는 문제점이 있었다.However, such a conventional video signal processing system has a problem in that it is not prepared to scan S-VHS myths, which provide better image quality than a general video signal, and thus cannot provide a better image to a viewer.
본 고안은 이와 같은 종래의 문제점을 해결하기 위하여 S-VHS영상신호를 인터페이스하여 영상처리할 수 있는 더블필드(Double Field) 디지탈 텔레비젼 수상기를 안출한 것으로 이를 첨부한 도면에 의하여 상세히 설명한다.The present invention devised a double field digital television receiver capable of interfacing and processing the S-VHS video signal in order to solve such a conventional problem, which will be described in detail with reference to the accompanying drawings.
제2도는 본 고안 텔레비젼 수상기의 영상신호 처리시스템에 대한 블록도로서 이에 도시한 바와 같이, 복합영상신호 (CVBS1, CVBS2) 및 S-VHS휘도신호(Y)를 선택하는 멀티플렉서(1)와, 상기 멀티플렉서(1)의 출력신호를 저역필터(2) 및 A/D변환기(3)를 통해 입력하여 이를 디코딩하는 디코더(5)와, 상기 디코더(5)의 출력신호를 리드/라이트신호발생기(7)의 출력신호에 따라 리드/라이트하는 필드메모리(6)와,2 is a block diagram of a video signal processing system of a television receiver of the present invention, as shown therein, a multiplexer 1 for selecting the composite video signals CVBS1 and CVBS2 and the S-VHS luminance signal Y; A decoder 5 which inputs the output signal of the multiplexer 1 through the low pass filter 2 and the A / D converter 3 and decodes it, and the read / write signal generator 7 outputs the output signal of the decoder 5. Field memory 6 for reading / writing in accordance with the output signal of
상기 필드메모리(6)의 출력신호를 D/A변환기(8a-8c) 및 저역필터(9a-9c)를 통해 입력하여 색신호(R, G, B)를 출력하는 매트릭스(10)로 구성된 영상처리시스템에 있어서, S-VHS색도신호(C)에 포함된 잡음성분을 제거하는 저역필터(11)와, 상기 저역필터(11)의 출력신호를 복조하는 복조기(12)와, 상기 복조기(12)의 출력신호를 디지탈신호로 변환하는 A/D변환기(13a, 13b)와 상기 디코더(5)에 입력되는 휘도신호를 필드메모리(6)에 바이패스시킴과 아울러 색차신호(R-Y),(B-Y)의 시간차를 보상하여 출력하는 지연보상부(14)와, 사용자의 명령에 따라 상기 디코더(5)나 A/D변환기(13a, 13b)로부터 입력되는 색차신호를 선택하여 상기 필드메모리(6)에 제공하는 멀티플렉서(15)로 구성한 것으로 이와 같이 구성된 본 고안의 작용 및 효과를 상세히 설명하면 다음과 같다.Image processing comprising a matrix (10) for outputting the color signals (R, G, B) by inputting the output signal of the field memory (6) through a D / A converter (8a-8c) and a low pass filter (9a-9c). In the system, a low pass filter (11) for removing noise components contained in the S-VHS chromaticity signal (C), a demodulator (12) for demodulating the output signal of the low pass filter (11), and the demodulator (12). The A / D converters 13a and 13b for converting the output signal of the digital signal to the digital signal and the luminance signal input to the decoder 5 are bypassed to the field memory 6, and the color difference signals RY and BY are obtained. Delay compensator 14 for compensating and outputting the time difference, and a color difference signal input from the decoder 5 or the A / D converters 13a and 13b according to a user's command, and selecting the color difference signal to the field memory 6. When described in detail the operation and effects of the present invention configured as configured to provide a multiplexer (15) as follows.
사용자에 의해 S-VHS방식이 선택되면, 그 S-VHS방식의 휘도신호(Y) 및 복합영상신호(Composite Video and Blanking Signal : CVBS1, CVBS2)가 멀티플렉서(1)에서 선택되어 저역필터(2)를 통하면서 신호대역이외의 자음성분이 제거되고, 다시 A/D변환기(3)에서 디지탈신호로 변환된 다음 디코더(5)에 인가되는데, 여기서 휘도신호(Y)는 그대로 필드메모리(6)에 인가되는 반면 색차신호(R-Y), B-Y)는 지연보상부(4)에 의해 색신호경로에 대한 시간차가 보상되어 멀티플렉서(15)에 출력된다.When the S-VHS method is selected by the user, the luminance signal Y and the composite video signal (CVBS1, CVBS2) of the S-VHS method are selected by the multiplexer 1, and the low pass filter 2 is selected. The consonant components other than the signal band are removed while being converted into digital signals by the A / D converter 3 and then applied to the decoder 5, where the luminance signal Y is applied to the field memory 6 as it is. On the other hand, the color difference signals RY and BY are compensated for the time difference with respect to the color signal path by the delay compensator 4 and are output to the multiplexer 15.
이와 동시에 S-VHS방식의 색도신호(C)는 저역필터(11)를 통하면서 신호대역이외의 잡음성분이 제거된다음 복조기(12)에서 색차신호(R-Y)',(B-Y)'가 복조되고, 이는 A/D변환기(13a), 13b)를 통해 디지탈신호로 변환되어 상기 멀티플렉서(15)에 인가된다.At the same time, the S-VHS type chroma signal C is removed through the low pass filter 11, and noise components other than the signal band are removed, and the color difference signals RY 'and BY are demodulated by the demodulator 12. This is converted into a digital signal through the A / D converters 13a and 13b and applied to the multiplexer 15.
그리고, 상기 멀티플렉서(15)가 사용자의 선택에 따라 상기 복합영상신호 (CVBS1, CVBS2)로부터 추출된 색차신호(R-Y, B-Y)나 색도신호(C)로부터 추출된 색차신호(R-Y)',(B-Y)'를 선택하여 필드메모리(6)에 인가하면, 이는 리드/라이트신호발생기(7)로부터 입력되는 라이트신호(W)나 리드신호(R)에 의해 라이트/리드된다.Further, the multiplexer 15 extracts the color difference signals RY and BY extracted from the complex video signals CVBS1 and CVBS2 or the color difference signals RY 'RY extracted from the chromaticity signals C according to a user's selection. Is selected and applied to the field memory 6, it is written / read by the write signal W or the read signal R input from the read / write signal generator 7.
또한 상기 필드메모리(6)에서 출력되는 색차신호 및 휘도신호는 종래와 같이 D/A변환기(8a-8c) 및 저역필터(9a-9c)를 통해 아날로그변환 및 잡음성분이 제거된 다음 매트릭스(10)에 인가되어 색신호(R, G, B)가 추출되게 된다. 이상에서 상세히 설명한 바와 같이 본 고안은 우수한 화질을 갖는 S-VHS방식의 영상신호를 더블필드 텔레비젼 수상기에 인터페이스할 수 있게 함으로써 시청자에게 더 좋은 화질을 제공할 수 있는 이점이 있다.In addition, the color difference signal and the luminance signal output from the field memory 6 are analog-transformed and the noise component is removed through the D / A converter 8a-8c and the low pass filter 9a-9c as in the prior art. ), And the color signals R, G, and B are extracted. As described in detail above, the present invention has an advantage of providing a better picture quality to a viewer by allowing an S-VHS type video signal having excellent picture quality to be interfaced to a double field television receiver.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019900003334U KR960007155Y1 (en) | 1990-03-21 | 1990-03-21 | System for processing a video signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019900003334U KR960007155Y1 (en) | 1990-03-21 | 1990-03-21 | System for processing a video signal |
Publications (2)
Publication Number | Publication Date |
---|---|
KR910017487U KR910017487U (en) | 1991-10-28 |
KR960007155Y1 true KR960007155Y1 (en) | 1996-08-22 |
Family
ID=19296929
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019900003334U KR960007155Y1 (en) | 1990-03-21 | 1990-03-21 | System for processing a video signal |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR960007155Y1 (en) |
-
1990
- 1990-03-21 KR KR2019900003334U patent/KR960007155Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR910017487U (en) | 1991-10-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5844629A (en) | Digital-to-analog video encoder with novel equalization | |
CA2065461C (en) | System and method for combining multiple composite video signals | |
US5850257A (en) | Noise reduction device employing a sample and hold circuit, and an image pickup device using the noise reduction device | |
KR960007155Y1 (en) | System for processing a video signal | |
EP0464879B1 (en) | Apparatus for separating luminance and chrominance signals and the method thereof | |
GB2286940A (en) | A luminance and chrominance signal separator | |
US5192996A (en) | Video chroma signal processing circuit | |
US5231476A (en) | Luminance/chrominance separating apparatus | |
KR100304908B1 (en) | Broadcasting/Recording Video Encoder of Digital TV | |
EP0485165B1 (en) | Luminance/chrominance separating apparatus | |
US5930443A (en) | Video signal processing apparatus | |
KR900008891B1 (en) | Separation picture image signal processing circuit of digital tv | |
JP2638380B2 (en) | High-definition television receiver | |
KR940006624B1 (en) | Luma/chroma digital signal separation | |
KR0141679B1 (en) | High pass compensation circuit of digital com filter | |
KR940001835B1 (en) | Picture-in-picture controller for luminance and charoma discriminating unit | |
JPH08191459A (en) | Video signal processing circuit | |
JPH0496595A (en) | Video signal processing circuit | |
JPS63260291A (en) | Method and apparatus for converting television signal | |
JPH0662432A (en) | A/d converter | |
JPS6117652Y2 (en) | ||
JPH02101889A (en) | Flicker free circuit in pal system television receiver | |
KR0138332B1 (en) | Pip video signal processing circuit | |
KR960028593A (en) | PAL + TV's helper noise compensation circuit | |
Alrutz et al. | A single chip video front end decoder |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 20050801 Year of fee payment: 10 |
|
EXPY | Expiration of term |