KR930020282A - Real time processing unit and SHA interface control method - Google Patents
Real time processing unit and SHA interface control method Download PDFInfo
- Publication number
- KR930020282A KR930020282A KR1019920004082A KR920004082A KR930020282A KR 930020282 A KR930020282 A KR 930020282A KR 1019920004082 A KR1019920004082 A KR 1019920004082A KR 920004082 A KR920004082 A KR 920004082A KR 930020282 A KR930020282 A KR 930020282A
- Authority
- KR
- South Korea
- Prior art keywords
- sha
- rpu
- queue
- interface
- attention
- Prior art date
Links
Abstract
본 발명은 실시간 처리 유닛(RPU)(Realtime Processor Unit)과 SHA(SCSI Host Adapter)의 인터페이스 제어방법에 관한 것으로 특히, 미니컴퓨터 기종의 SCSI드라이브(하드디스크 드라이브 및 카트리지 드라이브)를 사용하는데 있어 그 인터페이스를 구현하는데 적합한 인터페이스 제업아법에 관한 것으로 종래의 RPU와 입출력 채널과의 인터페이스 프로토콜(PROTOCOL)은S HA에 적용할 수 없는 제약을 해소하기 위한 것이다.The present invention relates to a method for controlling an interface between a real time processor unit (RPU) and a SCSI host adapter (SHA). In particular, the interface of a minicomputer-type SCSI drive (hard disk drive and cartridge drive) is used. The present invention relates to an interface manufacturing method suitable for implementing a conventional interface protocol (PROTOCOL) between an RPU and an input / output channel to solve a limitation that is not applicable to S HA.
본 발명은 MFB버스를 통해 RPU, 메모리등과 연결되어 사용하는 SCSI제어기 (Controller)인 SHA를 통해 SCSI 드라이들을 구동함에 있어 SHA 명령워드를 큐 인덱스 (Queue Index)와 명령 큐를 사용하여 전송하고, SHA어텐션 워드를 어텐션 큐 인덱스와 어텐션 큐를 사용하여 수신하므로서 각각의 유닛트간의 통신장애를 극복하고 SHA에서 불요한 록킹을 제거하여 데이타 전송속도를 향상시킬 수 있도록 한 것으로 RPU와 SHA와의 인터페이스 수단에 적용한다.The present invention transmits a SHA command word using a queue index and a command queue in driving SCSI drives through SHA, which is a SCSI controller connected to an RPU and a memory through an MFB bus. Receive SHA Attention Word using Attention Queue Index and Attention Queue to overcome communication obstacles between units and remove unnecessary locking in SHA to improve data transfer rate. Applied to interface means between RPU and SHA. do.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제1도는 발 명에의한 SHA보드를 사용하는 시스템 구성도.1 is a system configuration using the SHA board according to the invention.
제2도는 본 발명에 의한 SHA 블록 구성도.2 is a block diagram of an SHA according to the present invention.
제3도는 본 발명의 명령어 송신 및 결과 수신과정의 전체적인 플로우차트.3 is an overall flowchart of the command transmission and result reception process of the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019920004082A KR930020282A (en) | 1992-03-12 | 1992-03-12 | Real time processing unit and SHA interface control method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019920004082A KR930020282A (en) | 1992-03-12 | 1992-03-12 | Real time processing unit and SHA interface control method |
Publications (1)
Publication Number | Publication Date |
---|---|
KR930020282A true KR930020282A (en) | 1993-10-19 |
Family
ID=67257009
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019920004082A KR930020282A (en) | 1992-03-12 | 1992-03-12 | Real time processing unit and SHA interface control method |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR930020282A (en) |
-
1992
- 1992-03-12 KR KR1019920004082A patent/KR930020282A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5450530A (en) | High speed receiver/transmitter interface | |
EP0009678B1 (en) | Computer input/output apparatus | |
WO1998015896A1 (en) | High speed heterogeneous coupling of computer systems using channel-to-channel protocol | |
EP0358423A3 (en) | Buffer memory subsystem for peripheral controllers and method | |
US5463752A (en) | Method and system for enhancing the efficiency of communication between multiple direct access storage devices and a storage system controller | |
US4644472A (en) | Flow control between a data terminal and a host computer system | |
KR930020282A (en) | Real time processing unit and SHA interface control method | |
KR100340815B1 (en) | Process and arrangement for operating a bus system | |
CA2154509A1 (en) | Method and apparatus for automatic frame transmission on a channel to controller interface in a data processing system | |
KR970002412B1 (en) | Communication coprocessor board capable of using dma | |
JPS61294506A (en) | High-speed pio transmission method for programmable controller | |
KR950003885B1 (en) | Input/output processor with queue in computer system | |
JP2552025B2 (en) | Data transfer method | |
KR100259585B1 (en) | Dma controller | |
KR940009830B1 (en) | Control logic device | |
SU723563A1 (en) | Interface | |
KR960014177B1 (en) | Data communication device for a parallel data processing system | |
SU1144112A1 (en) | Interface for linking computer with common bus | |
JPS6120167A (en) | Data storage device | |
HU207594B (en) | Multichannel intelligent slave unit for connecting several data transfer to a pc | |
JPS6211951A (en) | Channel device | |
KR960042375A (en) | Interface control device and method for bidirectional communication between host and peripheral device | |
KR890005225B1 (en) | Control circuit 05 lan communication | |
SU690471A1 (en) | Peripheral devices-electronic computer interface | |
JPH0348324A (en) | Printer interface system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |