JPS642136A - System for controlling fifo buffer - Google Patents

System for controlling fifo buffer

Info

Publication number
JPS642136A
JPS642136A JP62158307A JP15830787A JPS642136A JP S642136 A JPS642136 A JP S642136A JP 62158307 A JP62158307 A JP 62158307A JP 15830787 A JP15830787 A JP 15830787A JP S642136 A JPS642136 A JP S642136A
Authority
JP
Japan
Prior art keywords
pointer
output
data
effective
error
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62158307A
Other languages
Japanese (ja)
Other versions
JPH012136A (en
Inventor
Osamu Kimura
Hajime Oshima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP62-158307A priority Critical patent/JPH012136A/en
Priority claimed from JP62-158307A external-priority patent/JPH012136A/en
Publication of JPS642136A publication Critical patent/JPS642136A/en
Publication of JPH012136A publication Critical patent/JPH012136A/en
Pending legal-status Critical Current

Links

Landscapes

  • Communication Control (AREA)

Abstract

PURPOSE: To realize the output interruption of error data and the absorption of a speed difference with a simple constitution by executing the output control in accordance with an output pointer and an effective pointer to show the final position of the outputtable data.
CONSTITUTION: An error detecting part 2 executes the error detection of input data, a control part 3 has an input pointer IP and an output pointer OPP to show the input position and output position of a buffer memory 1 respectively, in addition, an effective pointer VP to show the final position of the outputtable data of a buffer 1 is provided, the output control is executed in accordance with the output pointer OP and the effective pointer VP, and in accordance with the output of the error detecting device 2, the updating control of the effective pointer VP is executed. Thus, the judgement whether or not the buffer 1 is empty is executed by the comparison between the output pointer OP and the effective pointer VP, and only by changing the updating of the effective pointer VP to be executed when it is confirmed that the error is not present at the data of a processing unit, the function of the output interruption of error data can be given to the FIFO buffer having high speed absorption.
COPYRIGHT: (C)1989,JPO&Japio
JP62-158307A 1987-06-25 FIFO buffer control method Pending JPH012136A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62-158307A JPH012136A (en) 1987-06-25 FIFO buffer control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62-158307A JPH012136A (en) 1987-06-25 FIFO buffer control method

Publications (2)

Publication Number Publication Date
JPS642136A true JPS642136A (en) 1989-01-06
JPH012136A JPH012136A (en) 1989-01-06

Family

ID=

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008524754A (en) * 2004-12-21 2008-07-10 サンディスク コーポレーション Memory system having in-stream data encryption / decryption and error correction functions
US8396208B2 (en) 2004-12-21 2013-03-12 Sandisk Technologies Inc. Memory system with in stream data encryption/decryption and error correction

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008524754A (en) * 2004-12-21 2008-07-10 サンディスク コーポレーション Memory system having in-stream data encryption / decryption and error correction functions
US8396208B2 (en) 2004-12-21 2013-03-12 Sandisk Technologies Inc. Memory system with in stream data encryption/decryption and error correction
TWI391945B (en) * 2004-12-21 2013-04-01 Sandisk Technologies Inc Memory system with in stream data encryption/decryption and error correction and method for correcting data in the memory system

Similar Documents

Publication Publication Date Title
JPS5255446A (en) Information transfer control system
JPS57164331A (en) Buffer controller
JPS642136A (en) System for controlling fifo buffer
JPS5347614A (en) Control system for magnetically suspended and driven vehicle
JPS56153457A (en) Measuring device for computer load
JPS5599655A (en) Branch control unit
JPS55157022A (en) Output circuit for microcomputer
JPS5486238A (en) Store buffer controller
JPS5388545A (en) Processing system for vector order
JPS6417129A (en) Control system for input/output interruption of virtual computer
JPS5576445A (en) Pre-fetch control system
JPS56118139A (en) Processor for sampling data
JPS54150049A (en) Pre-fetch order control system
JPS5752933A (en) Input and output control system
JPS57203278A (en) Controlling method for hierarchical buffer
JPS54143033A (en) Buffer unit
JPS5566015A (en) Shared line state detection system
JPS5576446A (en) Pre-fetch control system
JPS57109022A (en) Control system for common signal bus
JPS5541540A (en) Interrupt control system in stored program control unit
JPS55146532A (en) Repeat control system
JPS5346243A (en) Processor control system
JPS5657139A (en) Console device
JPS5731050A (en) Advance control system for branch instruction
JPS5476035A (en) Arithmetic control system