JPS6382084A - Oscillation system for highly stable reference frequency - Google Patents

Oscillation system for highly stable reference frequency

Info

Publication number
JPS6382084A
JPS6382084A JP61227531A JP22753186A JPS6382084A JP S6382084 A JPS6382084 A JP S6382084A JP 61227531 A JP61227531 A JP 61227531A JP 22753186 A JP22753186 A JP 22753186A JP S6382084 A JPS6382084 A JP S6382084A
Authority
JP
Japan
Prior art keywords
phase
highly stable
mhz
oscillator
controlled oscillator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP61227531A
Other languages
Japanese (ja)
Inventor
Shinjiro Suzuki
鈴木 新治郎
Minoru Kidena
貴伝名 稔
Susumu Takayama
高山 享
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NIPPON TV HOUSOUMOU KK
Fujitsu Ltd
Nippon Television Network Corp
Original Assignee
NIPPON TV HOUSOUMOU KK
Fujitsu Ltd
Nippon Television Network Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NIPPON TV HOUSOUMOU KK, Fujitsu Ltd, Nippon Television Network Corp filed Critical NIPPON TV HOUSOUMOU KK
Priority to JP61227531A priority Critical patent/JPS6382084A/en
Publication of JPS6382084A publication Critical patent/JPS6382084A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To transmit a signal of highly stable and highly accurate frequency by providing a variable loop filter of the output of a phase comparing circuit, obtaining phase synchronism by a phase comparing circuit, and then adding band limitation to the variable loop filter and controlling a highly stable voltage- controlled oscillator. CONSTITUTION:The phase of a signal obtained through the 1/176 frequency dividion of a highly stable 10 MHz oscillator 9 is compared by a phase compar ing circuit 7 with the phase of a signal obtained by divding the frequency of the 3.58 MHz voltagecontrolled oscillator 5 by 63 and the loop filter 8 synchronizes the 3.58 MHz voltage-controlled oscillator 5 with the highly stable 10 MHz oscillator 10. The 3.58 MHz oscillator 5 is held highly stably. A phase comparing circuit 2 compares the phase of the output of the highly stabilized 3.58 MHz oscillator 5 with a color burst signal outputted by an extracting circuit 1. A lock detecting circuit 3 monitors the phase comparing circuit 2 and lowers the cutoff frequency of the variable loop filter 4 on detecting the acquisition of synchronism, thereby controlling the highly stable 10 MHz voltage- controlled oscillator 10 slowly.

Description

【発明の詳細な説明】 〔概要〕 この発明は、カラーバースト信号を抽出する回路と、高
安定電圧制御発振器に位相同期した電圧制御発振器と、
カラーバースト信号と電圧制御発振器の出力信号との位
相を比較する位相比較回路とで構成され、位相比較回路
の出力に可変ループフィルタを備え、位相比較回路にて
位相同期がとれたのち、可変ループフィルタに帯域制限
を加えて高安定電圧制御発振器を制御し、高安定並びに
高精度の周波数を得ることが可能となる。
[Detailed Description of the Invention] [Summary] The present invention includes a circuit for extracting a color burst signal, a voltage controlled oscillator whose phase is synchronized with a highly stable voltage controlled oscillator,
It consists of a phase comparison circuit that compares the phase of the color burst signal and the output signal of the voltage controlled oscillator.The output of the phase comparison circuit is equipped with a variable loop filter, and after phase synchronization is achieved by the phase comparison circuit, the variable loop By adding a band limit to the filter and controlling the highly stable voltage controlled oscillator, it becomes possible to obtain a highly stable and highly accurate frequency.

〔産業上の利用分野〕[Industrial application field]

この発明は、カラーバースト信号を利用して高安定、高
精度の周波数を発振する高安定基準周波数発振方式に関
するものである。
The present invention relates to a highly stable reference frequency oscillation method that oscillates a highly stable and highly accurate frequency using a color burst signal.

現在、放送局では、カラーバースト信号を高安定、高精
度の原子発振器即ち、ルビジウム発振器を用いて作成し
ている。一方、各受信端末側においても、たとえば双方
向通信を行う場合等には、搬送波を発生するための基準
発振源として、高安定な発振器が必要となる。かかる観
点から、前記高精度のカラーバースト信号を利用して安
定な副搬送波同期発振の得られる高安定基準周波数発振
方式が提案されている。
Currently, broadcasting stations generate color burst signals using highly stable and highly accurate atomic oscillators, that is, rubidium oscillators. On the other hand, on each receiving terminal side, a highly stable oscillator is required as a reference oscillation source for generating a carrier wave, for example, when performing bidirectional communication. From this point of view, a highly stable reference frequency oscillation method has been proposed that uses the highly accurate color burst signal to obtain stable subcarrier synchronized oscillation.

〔従来の技術〕[Conventional technology]

従来の副搬送波同期発振器は、第2図に示すように構成
されている。テレビ局から送られてくる例えば、映像信
号を入力するカラーバースト抽出回路1と、カラーバー
スト抽出回路1から得られたカラーバースト信号と3.
58 MHzの電圧制御発振器5からの副搬送波との位
相差を検出する位相比較回路2と、位相比較回路2で得
られた位相差に帯域制限を与えるループフィルタ8とで
構成された第1の自動位相制御回路Aと、第1の自動位
相制御回路Aで得られた信号と10M1zの電圧制御発
振器10との出力をそれぞれ分周する1763分周器6
と1/176分周器9、それに位相比較回路7とループ
フィルタ11とからなる第2の自動位相制御回路Bとで
構成されている。なお、3.58 MHzの電圧制御発
振器5と10 MHzの電圧制御発振器10は水晶発振
器を用いている。
A conventional subcarrier synchronized oscillator is configured as shown in FIG. 3. A color burst extraction circuit 1 that inputs, for example, a video signal sent from a television station; a color burst signal obtained from the color burst extraction circuit 1; and 3.
A first loop filter 8 includes a phase comparison circuit 2 that detects a phase difference with a subcarrier from a 58 MHz voltage controlled oscillator 5, and a loop filter 8 that applies a band limit to the phase difference obtained by the phase comparison circuit 2. A 1763 frequency divider 6 that divides the output of the automatic phase control circuit A, the signal obtained by the first automatic phase control circuit A, and the 10M1z voltage controlled oscillator 10, respectively.
and a second automatic phase control circuit B consisting of a 1/176 frequency divider 9, a phase comparator circuit 7, and a loop filter 11. Note that the 3.58 MHz voltage controlled oscillator 5 and the 10 MHz voltage controlled oscillator 10 use crystal oscillators.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

前記した従来の基準周波数の発振方式は、ループフィル
タの周波数を低くすることによって位相シフタが減少す
るが、帯域を狭くすると得られる基準周波数の可変範囲
が狭くなり同期周期が遅く、安定度を欠くという問題が
あり、ループフィルタの周波数を高くせざるを得ず、ま
たこれによって伝播路中の映像ジッタ及び雑音ジッタが
減少できず、位相ジッタが大きくなり雑音/信号比が大
きくなり基準周波数発振器として使用できないという問
題があった。
In the conventional reference frequency oscillation method described above, the phase shifter is reduced by lowering the frequency of the loop filter, but narrowing the band narrows the variable range of the reference frequency obtained, resulting in a slow synchronization period and lack of stability. As a result, the frequency of the loop filter has to be increased, and as a result, the video jitter and noise jitter in the propagation path cannot be reduced, the phase jitter increases, and the noise/signal ratio increases, making it difficult to use as a reference frequency oscillator. There was a problem that it could not be used.

この発明は、以上のような従来の状況から、伝播路に発
生する位相ジッタ及び映像信号による位相ジッタに影響
されない高安定基準周波数の得られる高安定基準周波数
発振方式の提供を目的とするものである。
In view of the above-mentioned conventional situation, the present invention aims to provide a highly stable reference frequency oscillation method that can obtain a highly stable reference frequency that is unaffected by phase jitter occurring in the propagation path and phase jitter due to video signals. be.

〔問題点を解決するための手段〕[Means for solving problems]

この発明では、第1図に示すように、抽出回路lと位相
比較回路2,7と3.58 MHz電圧制御発振器5と
分周器6.9と高安定10MHz電圧制御発振器10と
ロック検知回路3と可変ループフィルタ4とループフィ
ルタ8とで構成されている。
In this invention, as shown in FIG. 1, an extraction circuit 1, a phase comparison circuit 2, 7, a 3.58 MHz voltage controlled oscillator 5, a frequency divider 6.9, a highly stable 10 MHz voltage controlled oscillator 10, and a lock detection circuit are used. 3, a variable loop filter 4, and a loop filter 8.

〔作用〕[Effect]

3.58 MHz電圧制御発振器5は、高安定10 M
Hz電圧制御発振器10に位相比較回路7を介して同期
され、高安定度の3.58 MHz電圧制御発振器とし
、これとカラーバースト信号との同期をとる。同期の取
れたことをロック検出回路3が検知し、可変ループフィ
ルタに帯域制限を加え、高安定10MHz電圧制御発振
器10を制御する。したがって、位相ジッタに影響され
ない高安定の基準周波数が得られる。
3.58 MHz voltage controlled oscillator 5 is highly stable 10 M
It is synchronized with the Hz voltage controlled oscillator 10 via the phase comparator circuit 7, resulting in a highly stable 3.58 MHz voltage controlled oscillator, and this is synchronized with the color burst signal. The lock detection circuit 3 detects that synchronization has been achieved, applies band limit to the variable loop filter, and controls the highly stable 10 MHz voltage controlled oscillator 10. Therefore, a highly stable reference frequency that is not affected by phase jitter can be obtained.

〔実施例〕〔Example〕

第1図は本発明を通用した実施例のブロック図であり、
本発明の特徴は、短期には非常に安定度の優れた高安定
10MHz電圧制御発振器10を用いた点にある。この
高安定10MHz電圧制御発振器10の周波数変動幅は
2サイクル程度である。また、この高安定10 MHz
電圧制御発振器10は、低い周波数で制御することが必
要であるという観点から、本発明が提案されている。
FIG. 1 is a block diagram of an embodiment in which the present invention is applied;
A feature of the present invention lies in the use of a highly stable 10 MHz voltage controlled oscillator 10 which is extremely stable in the short term. The frequency fluctuation width of this highly stable 10 MHz voltage controlled oscillator 10 is about 2 cycles. In addition, this highly stable 10 MHz
The present invention is proposed from the viewpoint that the voltage controlled oscillator 10 needs to be controlled at a low frequency.

すなわち、高安定10 MHz発振器10を分周器9に
よって1 /17Bに分周したものと、3.58 MH
z電圧制御発振器5の出力を分周器6によって1/63
分周したものとを位相比較回路7によって位相比較しル
ープフィルタ8によって3.58 MHz電圧制御発振
器5を高安定10MHz発振器10に同期させる。従っ
て、3.58 MHz発振器5は、高安定に保てる。
In other words, a highly stable 10 MHz oscillator 10 divided into 1/17B by the frequency divider 9, and a 3.58 MHz oscillator
The output of the z voltage controlled oscillator 5 is divided into 1/63 by the frequency divider 6.
A phase comparator circuit 7 compares the phases of the divided frequencies, and a loop filter 8 synchronizes the 3.58 MHz voltage controlled oscillator 5 with the highly stable 10 MHz oscillator 10. Therefore, the 3.58 MHz oscillator 5 can be kept highly stable.

この高安定化された3、58 MHz発振器5の出力と
カラーバースト信号を抽出する抽出回路1の出力のカラ
ーバースト信号と位相比較回路2で位相比較される。
The output of the highly stabilized 3.58 MHz oscillator 5 and the color burst signal output from the extraction circuit 1 for extracting the color burst signal are compared in phase by the phase comparison circuit 2.

ロック検知回路3は、位相比較回路2を監視し同期がと
れたことを検知すると、可変ループフイルタ4の遮断周
波数を低くして、緩やかに高安定10MHz電圧制御発
振器10を制御する。
When the lock detection circuit 3 monitors the phase comparator circuit 2 and detects that synchronization has been achieved, the lock detection circuit 3 lowers the cutoff frequency of the variable loop filter 4 and gently controls the highly stable 10 MHz voltage controlled oscillator 10.

位相比較回路2の同期がとれない場合例えば、抽出回路
1でカラーバースト信号が抽出されない場合は、ロック
検知回路3は異常を検知し、結果可変ループフィルタ4
は断とされ高安定10 MHz電圧制御発振器10は自
己発振周波数で発振を行い再び抽出回路1でカラーバー
スト信号が抽出されると、前述した同期のための制御を
することになる。
If the phase comparison circuit 2 cannot be synchronized, for example, if the extraction circuit 1 does not extract a color burst signal, the lock detection circuit 3 detects an abnormality, and the variable loop filter 4 detects the abnormality.
The highly stable 10 MHz voltage controlled oscillator 10 oscillates at the self-oscillation frequency, and when the extraction circuit 1 extracts the color burst signal again, the synchronization control described above is performed.

〔効果〕〔effect〕

以上の説明から明らかなように、この発明によれば、ジ
ッタに影響されることなく、高安定の基準周波数が得ら
れ、本発明を基準周波数を必要とする装置に適用すれば
、きわめて有効な効果を発揮する。
As is clear from the above description, according to the present invention, a highly stable reference frequency can be obtained without being affected by jitter, and if the present invention is applied to a device that requires a reference frequency, it will be extremely effective. be effective.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明を適用した実施例のブロック図、第2図
は従来の搬送波同期発振器の構成図を示す。
FIG. 1 is a block diagram of an embodiment to which the present invention is applied, and FIG. 2 is a block diagram of a conventional carrier synchronized oscillator.

Claims (1)

【特許請求の範囲】 カラーバースト信号を抽出する抽出回路(1)と、高安
定電圧制御発振器(10)に位相同期された電圧制御発
振器(5)と、 前記カラーバースト信号と前記電圧制御発振器(5)の
出力信号との位相を比較する位相比較回路(2)とから
なる自動位相制御方式であって、 前記位相比較回路(2)の出力に可変ループフィルタ(
4)を備え、前記位相比較回路(2)にて位相同期がと
れたのち、該可変ループフィルタ(4)で帯域制限を加
えて前記高安定電圧制御発振器(10)を制御すること
を特徴とする高安定基準周波数発振方式。
[Claims] An extraction circuit (1) for extracting a color burst signal, a voltage controlled oscillator (5) phase-locked to a highly stable voltage controlled oscillator (10), and a voltage controlled oscillator (5) that extracts the color burst signal and the voltage controlled oscillator (10). An automatic phase control system comprising a phase comparison circuit (2) that compares the phase with the output signal of step 5), and a variable loop filter (
4), and after the phase comparison circuit (2) achieves phase synchronization, the variable loop filter (4) applies band limitation to control the highly stable voltage controlled oscillator (10). Highly stable reference frequency oscillation method.
JP61227531A 1986-09-25 1986-09-25 Oscillation system for highly stable reference frequency Pending JPS6382084A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61227531A JPS6382084A (en) 1986-09-25 1986-09-25 Oscillation system for highly stable reference frequency

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61227531A JPS6382084A (en) 1986-09-25 1986-09-25 Oscillation system for highly stable reference frequency

Publications (1)

Publication Number Publication Date
JPS6382084A true JPS6382084A (en) 1988-04-12

Family

ID=16862365

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61227531A Pending JPS6382084A (en) 1986-09-25 1986-09-25 Oscillation system for highly stable reference frequency

Country Status (1)

Country Link
JP (1) JPS6382084A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6246440B1 (en) 1998-05-14 2001-06-12 Matsushita Electric Industrial Co., Ltd. Circuit for generating a reference signal

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS515942A (en) * 1974-07-04 1976-01-19 Hitachi Ltd
JPS5275917A (en) * 1975-12-22 1977-06-25 Toshiba Corp Phase control circuit
JPS55141832A (en) * 1979-04-24 1980-11-06 Fujitsu Ltd Phase synchronous circuit
JPS58105630A (en) * 1981-12-17 1983-06-23 Nec Corp Phase synchronizing circuit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS515942A (en) * 1974-07-04 1976-01-19 Hitachi Ltd
JPS5275917A (en) * 1975-12-22 1977-06-25 Toshiba Corp Phase control circuit
JPS55141832A (en) * 1979-04-24 1980-11-06 Fujitsu Ltd Phase synchronous circuit
JPS58105630A (en) * 1981-12-17 1983-06-23 Nec Corp Phase synchronizing circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6246440B1 (en) 1998-05-14 2001-06-12 Matsushita Electric Industrial Co., Ltd. Circuit for generating a reference signal

Similar Documents

Publication Publication Date Title
US5534822A (en) Parallel phase-locked loop oscillator circuits with average frequency calculation of input stage loop
DE4498749C2 (en) Phase synchronization circuit and corresponding method for a phase-locked circuit
JP2003506952A (en) Clock synchronization system and method
US4072905A (en) Wide acquisition range MSK demodulator input circuit
US4092672A (en) Master oscillator synchronizing system
US3806822A (en) Phase locked loop employing gated alternating current injection for fast synchronization
JPS6382084A (en) Oscillation system for highly stable reference frequency
JP3034388B2 (en) Phase locked oscillator
JPS6089155A (en) Phase locked loop system
JPS6342522A (en) Phase locked loop circuit
JPS60190024A (en) Digital phase locked loop circuit
JPH10206570A (en) Time synchronizing system
JPS6157126A (en) Phase locking atomic oscillator
JPS60241338A (en) Encoder and decoder
JPH0458614A (en) Pll synthesizer
JPS58148568A (en) Gate circuit of synchronizing signal
JPS57193188A (en) Television channel selecting device
JPS63219287A (en) Automatic frequency and phase control circuit
JPS62233953A (en) Jitter adding device
JPS6077512A (en) Aft circuit of pll synthesizer system television receiver
JPS6290007A (en) Modulator
JPH02147942U (en)
JPS62216527A (en) Phase locked loop circuit
JPH03112205A (en) Fm demodulator
JPH10276111A (en) Aft device