JPS63259516A - Method for driving matrix type liquid crystal display body - Google Patents

Method for driving matrix type liquid crystal display body

Info

Publication number
JPS63259516A
JPS63259516A JP9321787A JP9321787A JPS63259516A JP S63259516 A JPS63259516 A JP S63259516A JP 9321787 A JP9321787 A JP 9321787A JP 9321787 A JP9321787 A JP 9321787A JP S63259516 A JPS63259516 A JP S63259516A
Authority
JP
Japan
Prior art keywords
voltage
period
electrode
signal
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9321787A
Other languages
Japanese (ja)
Inventor
Makoto Arai
真 新井
Sadao Masubuchi
貞夫 増渕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Citizen Watch Co Ltd
Original Assignee
Citizen Watch Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Citizen Watch Co Ltd filed Critical Citizen Watch Co Ltd
Priority to JP9321787A priority Critical patent/JPS63259516A/en
Publication of JPS63259516A publication Critical patent/JPS63259516A/en
Pending legal-status Critical Current

Links

Landscapes

  • Liquid Crystal Display Device Control (AREA)

Abstract

PURPOSE:To eliminate hysteresis from a matrix type liquid crystal display body and to improve the display quality thereof by regulating a mean value of impressed voltage during two periods among three impressed voltages impressed to picture elements connected to a scanning electrode in a nonselective state to zero, regulating also the impressed voltages for two periods when an ON signal voltage is impressed to a signal electrode to a different voltage from that of the impression of an OFF signal voltage. CONSTITUTION:A scanning period is divided to a first period P1, second period P2, and a third period P3, and impressed voltages on a picture element connected to a nonselective scanning electrode is so regulated that a mean value for two periods among said three periods is zero and the voltage of the two periods are regulated to different voltages depending on whether an ON signal potential is impressed to a signal electrode or an OFF signal potential is impressed thereto. If the scanning electrode connected with the display element is in a nonselective state, a wave form 7 of voltage impressed to the displayed picture element is zero volt for the period P1, V1 volt for the period P2, and -V1 volt for the period P3 when an On voltage is impressed to the signal electrode, and no change in the optical state of the displayed picture element is observed because the voltage of the wave form 7 is below a threshold value. Thus, hysteresis is eliminated from the display body and the displayed quality is improved.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、強誘電性液晶を用いた液晶表示装置に関する
もので、特に時分割駆動方法に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a liquid crystal display device using ferroelectric liquid crystal, and particularly to a time division driving method.

〔従来の技術〕[Conventional technology]

カイラルスメクチックC相を有する液晶は、強誘電性液
晶として知られている。強誘電性液晶は、十分な大きさ
の外部印加電圧に対してマイクロ秒程度の応答時間で、
その分子配列が変化する。
Liquid crystals having a chiral smectic C phase are known as ferroelectric liquid crystals. Ferroelectric liquid crystals have a response time of about microseconds to a sufficiently large externally applied voltage.
Its molecular arrangement changes.

強誘電性液晶を薄いセルに挾持した場合は、書き込まれ
た状態を保持するメモリ効果を有する。
When a ferroelectric liquid crystal is sandwiched between thin cells, it has a memory effect that retains the written state.

メモリ効果を利用した、高分割数、高表示品質のマトリ
クス型ディスプレーへの応用が期待されている。
It is expected to be applied to matrix-type displays with a high number of divisions and high display quality by utilizing the memory effect.

強誘電性液晶を用いたマトリクス型液晶表示パネルの駆
動に、TN液晶を用いたマトリクス型液晶表示パネルを
駆動するのに使用されている電圧平均化法を用いていた
The voltage averaging method used to drive a matrix type liquid crystal display panel using TN liquid crystal was used to drive a matrix type liquid crystal display panel using ferroelectric liquid crystal.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

強誘電性液晶を、電圧平均化法を用いて、画素を周期的
に選択して電圧を印加して駆動すると、画素の表示輝度
が選択前の表示輝度に依存する、イワユるヒステリシス
現象が生じ、表示の信頼性が低下する不都合があった。
When a ferroelectric liquid crystal is driven by periodically selecting pixels and applying a voltage using the voltage averaging method, an interesting hysteresis phenomenon occurs in which the display brightness of the pixel depends on the display brightness before selection. , there was an inconvenience that the reliability of the display decreased.

〔問題点を解決するための手段〕[Means for solving problems]

本発明は、前記従来の問題点を除いた、ヒステリシス現
象のない、表示品質の高いマトリクス型液晶表示装置を
提供することを目的とする。
SUMMARY OF THE INVENTION An object of the present invention is to provide a matrix-type liquid crystal display device which eliminates the above-mentioned conventional problems and has no hysteresis phenomenon and has high display quality.

本発明はこの目的を達成するために、透明導電体の走査
電極を表面に有する第一の透明基板と。
In order to achieve this object, the present invention provides a first transparent substrate having a scanning electrode made of a transparent conductor on its surface.

透明導電体の信号電極を表面に有する第二の透明基板を
走査電極と信号電極がほぼ直交するよう配設し、第一及
び第二の透明基板の外部に偏光板を設け、正符号の第一
の電圧以上のパルス電圧を印加することで高透過光状態
を呈し、負符号の第二の電圧より負の電圧のパルスを印
加することで低透過光状態を呈する強誘電性液晶を、前
記二枚の基板の間に配設し、走査電極と信号電極の交点
を表示画素とし、走査電極を順次走査して一走査期間の
間選択状態にし、信号電極に11走査電極の選択に同期
して、選択された走査電極と信号電極の交点の表示画素
の表示情報が、高透過光状態か低透過光状態かに依存し
た、オン信号電圧またはオフ信号電圧を印加して、強誘
電性液晶の配列状態を制御して表示を行うマトリクス型
液晶表示体駆動方法に於て、一走査期間を第一の期間、
第二の期間、第三の期間に分け、非選択状態の走査電極
に接続された画素の印加電圧は、前記3期間の中の2期
間での印加電圧の平均値が零であり、前記2期間が信号
電極にオン信号電圧が印加された場合とオフ信号電圧が
印加された場合で相違することを特徴とする。
A second transparent substrate having a signal electrode made of a transparent conductor on its surface is disposed so that the scanning electrode and the signal electrode are substantially perpendicular to each other, and a polarizing plate is provided outside the first and second transparent substrates. The ferroelectric liquid crystal exhibits a high light transmission state by applying a pulse voltage higher than the first voltage, and exhibits a low light transmission state by applying a pulse with a voltage more negative than a second voltage having a negative sign. It is arranged between two substrates, the intersection of the scanning electrode and the signal electrode is used as a display pixel, the scanning electrode is sequentially scanned to be in a selected state for one scanning period, and the signal electrode is synchronized with the selection of the 11 scanning electrodes. Then, the display information of the display pixel at the intersection of the selected scanning electrode and signal electrode is applied to the ferroelectric liquid crystal by applying an on signal voltage or an off signal voltage depending on whether the display information is in a high transmitted light state or a low transmitted light state. In a matrix type liquid crystal display driving method for displaying by controlling the arrangement state of
Divided into a second period and a third period, the applied voltage of the pixel connected to the scan electrode in the non-selected state is such that the average value of the applied voltage in two of the three periods is zero, and the average value of the applied voltage in two of the three periods is zero, and It is characterized in that the period is different depending on when an on signal voltage is applied to the signal electrode and when an off signal voltage is applied to the signal electrode.

〔実施例〕〔Example〕

以下本発明による実施例を図面に基づいて詳述する。第
2図にマトリクス型液晶表示体の走査電極5l−8Nお
よび信号電極DI−DNを模式的に示す。走査電極と信
号電極の交差部が表示画素である。走査電極及び信号電
極は、それぞれ透明基板上に設けられた透明導電体であ
る。透明導電体の形成された面に配向層を形成し、二枚
の基板間に強誘電性液晶を配設し、二枚の基板の外部に
それぞれ偏光板を設げた。強誘電性液晶の複屈折性を利
用する複屈折モードを用いた。本実施例の液晶表示体の
電気光学特性を第3図に示す。横軸は、表示画素に印加
される電圧(走査電極電圧−信号電極電圧)である。縦
軸は、透過光強度である。表示画素は、印加電圧がVI
Iボルト以上で透過光強度が大きい高透過状態、−■、
ボルトより負の電圧で透過光強度が小さい低透過状態を
示す。
Embodiments according to the present invention will be described in detail below based on the drawings. FIG. 2 schematically shows scanning electrodes 5l-8N and signal electrodes DI-DN of a matrix type liquid crystal display. The intersection of the scanning electrode and the signal electrode is a display pixel. The scanning electrode and the signal electrode are each a transparent conductor provided on a transparent substrate. An alignment layer was formed on the surface on which the transparent conductor was formed, a ferroelectric liquid crystal was placed between the two substrates, and a polarizing plate was provided on the outside of each of the two substrates. We used a birefringence mode that utilizes the birefringence of ferroelectric liquid crystals. FIG. 3 shows the electro-optical characteristics of the liquid crystal display of this example. The horizontal axis is the voltage (scan electrode voltage−signal electrode voltage) applied to the display pixel. The vertical axis is the transmitted light intensity. The display pixel has an applied voltage of VI
High transmission state with high transmitted light intensity above I volts, -■,
At voltages more negative than volts, it exhibits a low transmission state in which the intensity of transmitted light is small.

第4図に走査電極の電圧波形と信号電極の電圧波形を示
す。選択電圧1は、走査電極が選択されたときに走査電
極に印加される。選択期間は、第一の期間P1、第二の
期間P2、及び第三の期間P3で構成される。期間P1
はV3ポルト、期間P2は−v2ボルト、期間P3は零
ボルトとした。
FIG. 4 shows the voltage waveform of the scanning electrode and the voltage waveform of the signal electrode. Selection voltage 1 is applied to the scan electrode when the scan electrode is selected. The selection period includes a first period P1, a second period P2, and a third period P3. Period P1
was set to V3 port, period P2 was set to -v2 volts, and period P3 was set to zero volts.

非選択電圧2は、走査電極が非選択状態のとき。Non-selection voltage 2 is when the scanning electrode is in a non-selected state.

走査電極に印加する。非選択電圧も選択電圧と同様にP
l、P2、P3の期間を有する。期間P1及び期間P2
は零ボルト、期間P3は−v1ボルトとした。
applied to the scanning electrodes. The non-selection voltage is P as well as the selection voltage.
It has periods of 1, P2, and P3. Period P1 and period P2
was set to zero volts, and period P3 was set to -v1 volts.

信号電極には、オン電圧3またはオフ電圧4を印加する
。選択された走査電極と信号電極の交差部の表示画素の
表示情報が、透過光強度の大きな高透過光表示状態の場
合は、信号電極にオン電圧3を印加し、透過光強度の低
い低透過光表示状態の場合は、オフ電圧4を印加する。
On voltage 3 or off voltage 4 is applied to the signal electrode. If the display information of the display pixel at the intersection of the selected scanning electrode and signal electrode is in a high-transmission light display state where the transmitted light intensity is high, on-voltage 3 is applied to the signal electrode, and when the display information of the display pixel at the intersection of the selected scanning electrode and signal electrode is in a high-transmission light display state where the transmitted light intensity is low, a low-transmission state with low transmission light intensity is applied. In the case of a light display state, off-voltage 4 is applied.

オン電圧3は、期間P1及びP3は零ボルト、期間P2
は−V1ボルトである。オフ電圧4は、期間P1及び期
間P3で−v1ボルト、期間P2でv1ボルトである。
The on-voltage 3 is zero volts during periods P1 and P3, and is zero volts during periods P2.
is -V1 volt. The off-voltage 4 is -v1 volts during period P1 and period P3, and is v1 volts during period P2.

走査電極と信号電極に上記電圧を印加すると、表示画素
に印加される表示画素印加電圧は、(走査電極電圧−信
号電極電圧)の値となる。表示画素印加電圧波形は、第
4図に示す5.6.7.8の4通りの組合せになる。波
形5は走査電極に選択電圧1が、信号電極にオン電圧3
が印加された場合の表示画素に印加される電圧である。
When the above voltage is applied to the scan electrode and the signal electrode, the display pixel applied voltage applied to the display pixel has a value of (scan electrode voltage - signal electrode voltage). The voltage waveforms applied to the display pixels have four combinations of 5, 6, 7, and 8 shown in FIG. Waveform 5 has a selection voltage of 1 on the scan electrode and an on voltage of 3 on the signal electrode.
This is the voltage applied to the display pixel when .

期間P1でv3ボルト、期間P2で−v1ボルト、期間
P3で零ポルトである。波形6は走査電極に選択電圧1
が、信号電極にオフ電圧4が印加された場合の表示画素
に印加される電圧である。期間P1でv1+v3ボルト
、期間P 2 チーV 1−V2ボルト、期間P3でV
1ボルトである。
The voltage is v3 volts during the period P1, -v1 volts during the period P2, and zero volts during the period P3. Waveform 6 shows selection voltage 1 on the scan electrode.
is the voltage applied to the display pixel when off voltage 4 is applied to the signal electrode. v1+v3 volts in period P1, V1-V2 volts in period P2, V in period P3
It is 1 volt.

走査電極、信号電極の印加電圧と強誘電性液晶のしきい
値電圧の関係は、V 3 >V、、1−Vl−V21>
l−V、I、Vl(V、。
The relationship between the voltage applied to the scanning electrode and the signal electrode and the threshold voltage of the ferroelectric liquid crystal is V 3 >V, 1-Vl-V21>
l-V, I, Vl(V,.

1−Vl l<1−VL l と設定シタ。Vl、v2
、V3の間の関係ハ、V2=2XV1、 V3=3XV1とした。
1-VL l<1-VL l. Vl, v2
, V3, V2=2XV1, V3=3XV1.

波形5の期間Plの電圧v3はvHより大きいので、そ
れまでの表示状態に依存せず、表示画素は期間P1で高
透過光状態になる。期間P2、P3はしきい値以下の電
圧なので、表示画素の光学状態は変化せず、VIIより
正または−vLより負の電圧が印加されて、再度書き込
みされるまで高透過光状態を保持する。
Since the voltage v3 in the period P1 of waveform 5 is larger than vH, the display pixel enters a high transmission light state in the period P1, regardless of the previous display state. During periods P2 and P3, the voltage is below the threshold value, so the optical state of the display pixel does not change, and the high transmission light state is maintained until a voltage more positive than VII or more negative than -vL is applied and written again. .

波形60期間PIで、印加電圧V1+V3はvjlより
大きいので、表示画素は高透過状態に書き込まれるが、
次の期間P2での電圧が1−Vl−V 21 > I−
VLIなので表示画素は低透過光状態に変化する。期間
P3はしきい値以下の電圧V1なので、表示画素の光学
状態は変化せず、vHより正または−vLより負の電圧
が印加されて、再度書き込みされるまで低透過光状態を
保持する。
During waveform 60 period PI, the applied voltage V1+V3 is greater than vjl, so the display pixel is written into a high transmission state, but
The voltage in the next period P2 is 1-Vl-V 21 > I-
Since it is a VLI, the display pixels change to a low transmitted light state. Since the voltage V1 is below the threshold value during the period P3, the optical state of the display pixel does not change, and the low transmitted light state is maintained until a voltage more positive than vH or more negative than −vL is applied and written again.

表示画素が接続された走査電極が非選択状態では、表示
画素に印加される電圧波形は、信号電極にオン電圧が印
加されたときの画素印加波形7と信号電極にオフ電圧が
印加されたときの画素印加波形802種がある。波形7
は、期間PIで零ゲルト、期間P2でv1ボルト、期間
P3で−v1ポルトである。波形7の電圧は、しきい値
以下なので表示画素の光学状態に変化を与えない。波形
8は、期間P1でv1ボルト、期間P2で−Vlボルト
、期変P3で零ボルトである。波形8は、波形7と同様
の理由で表示画素の光学状態に変化を与えない。
When the scanning electrode to which the display pixel is connected is in a non-selected state, the voltage waveform applied to the display pixel is the pixel application waveform 7 when an on voltage is applied to the signal electrode and the pixel application waveform 7 when an off voltage is applied to the signal electrode. There are 802 types of pixel application waveforms. Waveform 7
is zero gelt in period PI, v1 volt in period P2, and -v1 port in period P3. Since the voltage of waveform 7 is below the threshold value, it does not change the optical state of the display pixel. Waveform 8 has v1 volts during period P1, -Vl volts during period P2, and zero volts during period P3. Waveform 8 does not change the optical state of the display pixel for the same reason as waveform 7.

本実施例の駆動波形を用いると、選択して表示情報を書
き込みする前の表示状態に依存せず、表示情報に依存し
た正しい表示をすることが出来る。
By using the drive waveform of this embodiment, it is possible to perform correct display depending on the display information without depending on the display state before selecting and writing the display information.

第1図は、第2図の表示状態を得るための駆動波形の時
間変化である。第2図の○印は高透過光表示状態、・印
は低透過光表示状態を示す。走査電極S1、S2、S3
へ印加する電圧波形を第1図のSl、S2、S3で、信
号電極DIへ印加する電圧波形をdlで示す。期間T1
で走査電極S1を選択状態にして、選択電圧波形1を印
加し、ほかの走査電極には非選択電圧波形2を印加する
FIG. 1 shows temporal changes in the drive waveform for obtaining the display state shown in FIG. 2. FIG. In FIG. 2, the ○ mark indicates a high transmitted light display state, and the * mark indicates a low transmitted light display state. Scanning electrodes S1, S2, S3
The voltage waveforms applied to the signal electrode DI are shown as Sl, S2, and S3 in FIG. 1, and the voltage waveform applied to the signal electrode DI is shown as dl. Period T1
The scan electrode S1 is put into a selected state, and a selection voltage waveform 1 is applied, and a non-selection voltage waveform 2 is applied to the other scan electrodes.

期間T2、T3・・・・・・・・・の経過に対応して、
S2、S3・・・・・・・・・と走査電極を順次選択状
態にする。
Corresponding to the progress of periods T2, T3......
The scanning electrodes are sequentially brought into the selected state in steps S2, S3, and so on.

走査電極S1と信号電極D1の交点に形成した表示画素
に印加される電圧を第1図の5l−diで示す。期間T
1で表示画素は、高透過光状態に書き込まれ、続く期間
での印加電圧は表示画素の光学状態を変化させないので
、走査電極S1と信号電極DIの交点に形成した表示画
素は、高透過光状態を保持する。
The voltage applied to the display pixel formed at the intersection of the scanning electrode S1 and the signal electrode D1 is indicated by 5l-di in FIG. Period T
1, the display pixel is written to a high transmission light state, and the applied voltage in the subsequent period does not change the optical state of the display pixel, so the display pixel formed at the intersection of the scanning electrode S1 and the signal electrode DI is written to a high transmission light state. Retain state.

走査電極S3と信号電極D1の交点に形成した表示画素
に印加される電圧を第1図の53−diで示す。期間T
3で表示画素は、低透過光状態に書き込まれ、続く期間
での印加電圧は表示画素の光学状態を変化させないので
、走査電極S1と信号電極D1の交点に形成した表示画
素は、低透過光状態を保持する。
The voltage applied to the display pixel formed at the intersection of the scanning electrode S3 and the signal electrode D1 is indicated by 53-di in FIG. Period T
3, the display pixel is written to a low transmitted light state, and since the applied voltage in the subsequent period does not change the optical state of the display pixel, the display pixel formed at the intersection of the scan electrode S1 and the signal electrode D1 is written to a low transmitted light state. Retain state.

第5図に走査電極の電圧波形と信号電極の電圧波形を示
す。選択電圧9は、走査電極が選択されたときに走査電
極に印加される。選択期間は、第一の期間P1、第二の
期間P2、及び第三の期間P3で構成される。期間P1
はv4ボルト、期間P2は−v2ボルト、期間P3は−
v1ポルトとした。非選択電圧10は、走査電極が非選
択状態のとき、走査電極に印加する。非選択電圧も選択
電圧と同様にPl、P2、P3の期間を有する。
FIG. 5 shows the voltage waveform of the scanning electrode and the voltage waveform of the signal electrode. A selection voltage 9 is applied to the scan electrode when the scan electrode is selected. The selection period includes a first period P1, a second period P2, and a third period P3. Period P1
is v4 volts, period P2 is -v2 volts, period P3 is -
It was set to v1 Porto. The non-selection voltage 10 is applied to the scan electrode when the scan electrode is in the non-selected state. Like the selection voltage, the non-selection voltage also has periods P1, P2, and P3.

期間P1及び期間P2は零ボルト、期間P3は−Vlボ
ルトとした。
The period P1 and the period P2 were set to zero volts, and the period P3 was set to -Vl volts.

信号電極には、オン電圧11またはオフ電圧12を印加
する。選択された走査電極と信号電極の交差部の表示画
素の表示情報が、透過光強度の大きな高透過光表示状態
の場合は、信号電極にオン電圧11を印加し、透過光強
度の低い低透過光表示状態の場合は、オフ電圧12を印
加する。オン電圧11は、期間P1及びP3は零ボルト
、期M P 2は−V1ボルトである。オフ電圧12は
、期間P1及び期間P3で−V1ボルト、期間P2でv
1ボルトである。
An on voltage 11 or an off voltage 12 is applied to the signal electrode. If the display information of the display pixel at the intersection of the selected scanning electrode and signal electrode is in a high-transmission light display state where the transmitted light intensity is high, on-voltage 11 is applied to the signal electrode, and when the display information of the display pixel at the intersection of the selected scanning electrode and signal electrode is in a high-transmission light display state where the transmission light intensity is high, the on-voltage 11 is applied to the signal electrode, In the case of a light display state, an off voltage 12 is applied. The on-voltage 11 is zero volts during periods P1 and P3, and -V1 volts during period M P2. The off-voltage 12 is -V1 volts during period P1 and period P3, and v during period P2.
It is 1 volt.

走査電極と信号電極に上記電圧を印加すると、表示画素
に印加される表示画素印加電圧は、(走査電極電圧−信
号電極電圧)9値となる。表示画素印加電圧波形は、第
5図に示す13.14.15.16の4′通りの組合せ
になる。波形13は走査電極に選択電圧9が、信号電極
にオン電圧11が印加された場合の表示画素に印加され
る電圧である。期間P1でv4ボルト、期間P2で−V
2+VIボルト、P3で−V1ボルトである。
When the above voltage is applied to the scan electrode and the signal electrode, the display pixel applied voltage applied to the display pixel becomes (scan electrode voltage - signal electrode voltage) 9 values. The voltage waveforms applied to the display pixels are 4' combinations of 13, 14, 15, and 16 shown in FIG. A waveform 13 is the voltage applied to the display pixel when the selection voltage 9 is applied to the scanning electrode and the on voltage 11 is applied to the signal electrode. v4 volts in period P1, -V in period P2
2+VI volts, -V1 volts at P3.

波形14は走査電極に選択電圧9が、信号電極にオフ電
圧12が印加された場合の表示画素に印加される電圧で
ある。期間P1でV1+V4ボルト、期間P2で−Vl
−V2ボルト、期間P3で零ポルトである。
A waveform 14 is the voltage applied to the display pixel when the selection voltage 9 is applied to the scanning electrode and the off voltage 12 is applied to the signal electrode. V1+V4 volts during period P1, -Vl during period P2
-V2 volts, zero port in period P3.

走査電極、信号電極の印加電圧と強訪電性液晶のしきい
値電圧の関係は、v4 > V’H、V 4以外は前記
実施例と同様とした。したがって、1−Vl−V21>
I −vL I、Vl(V、、1−Vl l<l −V
L lである。■1、v4の間の関係はV4=4xV1
とした。V2とvlの関係は前記実施例と同様にV2=
2XV1である。
The relationship between the voltages applied to the scanning electrode and the signal electrode and the threshold voltage of the strong liquid crystal was the same as in the previous example except for v4 >V'H, V4. Therefore, 1-Vl-V21>
I −vL I, Vl(V,, 1−Vl l<l −V
It is L l. ■The relationship between 1 and v4 is V4=4xV1
And so. The relationship between V2 and vl is as in the previous example, V2=
It is 2XV1.

波形16の期間P1の電圧v4はVilより大きいので
、それまでの表示状態に依存せず、表示画素は期間P1
で高透過光状態になる。期間P2、P3はしきい値以下
の電圧なので、表示画素の光学状態は変化せず、■□よ
り正または一■、、より負の電圧が印加されて、再度書
き込みされるまで高透過光状態を保持する。
Since the voltage v4 in period P1 of waveform 16 is larger than Vil, the display pixel does not depend on the previous display state and the voltage v4 in period P1 is higher than Vil.
It becomes a state of high transmitted light. During periods P2 and P3, the voltage is below the threshold value, so the optical state of the display pixel does not change, and remains in a high transmitted light state until a voltage more positive than ■□ or more negative than ■□ is applied and writing is performed again. hold.

波形140期間P1で、印加電圧V1+V4は■、より
大きいので、表示画素は高透過状態に書き込まれるが、
次の期間P2での電圧がl −V 1−V 2 l >
 l  Vt、 Iなので表示画素は低透過光状態に変
化する。期間P3はしきい値以下の電圧なので、表示画
素の光学状態は変化せず、■、より正または一■、より
負の電圧が印加されて、再度書き込みされるまで低透過
光状態を保持する。
In the waveform 140 period P1, the applied voltage V1+V4 is larger than ■, so the display pixel is written into a high transmission state, but
The voltage in the next period P2 is l −V 1−V 2 l >
Since l Vt, I, the display pixel changes to a low transmitted light state. During period P3, the voltage is below the threshold value, so the optical state of the display pixel does not change and maintains the low transmitted light state until a more positive voltage or a more negative voltage is applied and written again. .

表示画素が接続された走査電極が非選択状態では、表示
画素に°印加される電圧波形は、信号電極にオン電圧が
印加されたときの画素印加波形15と信号電極にオフ電
圧が印加されたときの画素印加波形1602種がある。
When the scanning electrode to which the display pixel is connected is in a non-selected state, the voltage waveform applied to the display pixel is the pixel application waveform 15 when an on voltage is applied to the signal electrode, and the pixel application waveform 15 when an off voltage is applied to the signal electrode. There are 1602 types of pixel application waveforms.

波形15は、期間P1で零ボルト、期間P2でVlボル
ト、期間P3で−V1ボルトである。期間P2と期間P
3の電圧の平均値が零である。波形15の電圧は、しき
い値以下なので表示画素の光学状態に変化を与えな(ザ
Waveform 15 has zero volts during period P1, Vl volts during period P2, and -V1 volts during period P3. Period P2 and period P
The average value of the voltages of 3 is zero. Since the voltage of waveform 15 is below the threshold value, it does not change the optical state of the display pixel.

波形16は、期間P1でV1ボルト、期間P2で−v1
ポルト、期間P3で零ポルトである。波形16は、波形
15と相違して、期間P1と期間P2の電圧の平均値が
零である。波形16は、波形15と同様の理由で表示画
素の光学状態に変化を与えない。
Waveform 16 is V1 volts during period P1 and -v1 during period P2.
Porto is zero Porto in period P3. Waveform 16 differs from waveform 15 in that the average value of the voltages in period P1 and period P2 is zero. Waveform 16 does not change the optical state of the display pixel for the same reason as waveform 15.

波形15と波形16は共に電圧の平均値が零であるので
、表示画素に電圧が印加されている場合の時間の大部分
を占める非選択期間に印加される電圧の平均値は零であ
る。
Since the average voltage value of both waveform 15 and waveform 16 is zero, the average value of the voltage applied during the non-selection period, which occupies most of the time when voltage is applied to the display pixel, is zero.

本実施例の駆動波形を用いると、選択して表示情報を書
き込みする前の表示状態に依存せず、表示情報に依存し
た正しい表示をすることが出来る。
By using the drive waveform of this embodiment, it is possible to perform correct display depending on the display information without depending on the display state before selecting and writing the display information.

第6図は、第2図の表示状態を得るための駆動波形の時
間変化である。走査電極81.S2、S3へ印加する電
圧波形を第6図の51、s2、S3で、信号電極D1へ
印加する電圧波形をdlで示す。期間T1で走査電極S
1を選択状態にして、選択電圧波形9を印加し、ほかの
走査電極には非選択電圧波形10を印加する。期間T2
、T3・・・・・・・・・の経過に対応して、S2、S
3・・・・・・・・・と走査電極を順次選択状態にする
FIG. 6 shows a temporal change in the driving waveform for obtaining the display state shown in FIG. 2. FIG. Scanning electrode 81. The voltage waveforms applied to S2 and S3 are shown as 51, s2, and S3 in FIG. 6, and the voltage waveform applied to the signal electrode D1 is shown as dl. Scanning electrode S during period T1
1 is put into a selected state, a selection voltage waveform 9 is applied, and a non-selection voltage waveform 10 is applied to the other scan electrodes. Period T2
, T3, etc., S2, S
3...Sequentially bring the scanning electrodes into the selected state.

走査電極S1と信号電極D1の交点に形成した表示画素
に印加される電圧を第6図のs 1− d 1で示す。
The voltage applied to the display pixel formed at the intersection of the scanning electrode S1 and the signal electrode D1 is indicated by s1-d1 in FIG.

期間T1で表示画素は、高透過光状態に書き込まれ、続
く期間での印加電圧は表示画素の光学状態を変化させな
いので、走査電極S1と信号電極D1の交点に形成した
表示画素は、高透過光状態を保持する。
During the period T1, the display pixel is written to a high transmission light state, and since the applied voltage in the subsequent period does not change the optical state of the display pixel, the display pixel formed at the intersection of the scanning electrode S1 and the signal electrode D1 is written to a high transmission light state. Maintain light state.

走査電極S3と信号電極D1の交点に形成した表示画素
に印加される電圧を第6図の83−diで示す。期間T
3で表示画素は、低透過光状態に書き込まれ、続く期間
での印加電圧は表示画素の光学状態を変化させないので
、走査電極S1と信号電極D1の交点に形成した表示画
素は、低透過光状態を保持する。
The voltage applied to the display pixel formed at the intersection of the scanning electrode S3 and the signal electrode D1 is indicated by 83-di in FIG. Period T
3, the display pixel is written to a low transmitted light state, and since the applied voltage in the subsequent period does not change the optical state of the display pixel, the display pixel formed at the intersection of the scan electrode S1 and the signal electrode D1 is written to a low transmitted light state. Retain state.

〔発明の効果〕〔Effect of the invention〕

以上の説明で明らかなように、本発明によれば、強誘電
性液晶の電気光学特性のヒステリシス現象に依存しない
、高表示品質のマトリクス型液晶表示体を得る。
As is clear from the above description, according to the present invention, a matrix-type liquid crystal display with high display quality that does not depend on the hysteresis phenomenon of the electro-optical characteristics of ferroelectric liquid crystal is obtained.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本発明の実施例1の駆動電圧波形による駆動
の例を示す波形図、第2図は第1図および第6図の波形
で駆動した場合の表示体の表示状態を示す模式図、第3
図は強誘電性液晶の電気光学特性を示す?第4図は本発
明の実施例1の駆動波形を示す虎第5図は本発明の実施
例2の駆動波形を示す許第6図は本発明の実施例2の駆
動電圧波形による駆動の例を示す波°形図である。 Sl、S2・・・・・・・・・SN  ・・・・・・走
査電極、Dl・・・・・・・・・DM  ・・・・・・
信号電極、1.9・・・・・・走査電極の選択電圧波形
、2.10・・・・・・走査電極の非選択電圧波形、3
.11・・・・・・信号電極のオン電圧波形、4.12
・・・・・・信号電極のオフ電圧波形、5.6.7.8
.13.14.15.16・・・・・・表示画素印加電
圧波形。 第1図 第5図
FIG. 1 is a waveform diagram showing an example of driving with the drive voltage waveform of Example 1 of the present invention, and FIG. 2 is a schematic diagram showing the display state of the display body when driven with the waveforms shown in FIGS. 1 and 6. Figure, 3rd
The figure shows the electro-optical properties of ferroelectric liquid crystal? FIG. 4 shows the drive waveform of the first embodiment of the present invention. FIG. 5 shows the drive waveform of the second embodiment of the present invention. FIG. 6 is an example of driving using the drive voltage waveform of the second embodiment of the present invention. FIG. Sl, S2...SN...Scanning electrode, Dl...DM...
Signal electrode, 1.9... Selection voltage waveform of scanning electrode, 2.10... Non-selection voltage waveform of scanning electrode, 3
.. 11...On voltage waveform of signal electrode, 4.12
・・・・・・Off voltage waveform of signal electrode, 5.6.7.8
.. 13.14.15.16...Display pixel applied voltage waveform. Figure 1 Figure 5

Claims (1)

【特許請求の範囲】[Claims] 透明導電体の走査電極を表面に有する第一の透明基板と
、透明導電体の信号電極を表面に有する第二の透明基板
を走査電極と信号電極がほぼ直交するよう配設し、第一
及び第二の透明基板の外部に偏光板を設け、正符号の第
一の電圧以上のパルス電圧を印加することで高透過光状
態を呈し、負符号の第二の電圧より負の電圧のパルスを
印加することで低透過光状態を呈する強誘電性液晶を、
前記二枚の基板の間に配設し、走査電極と信号電極の交
点を表示画素とし、走査電極を順次走査して一走査期間
の間選択状態にし、信号電極には走査電極の選択に同期
して、選択された走査電極と信号電極の交点の表示画素
の表示情報が、高透過光状態か低透過光状態かに依存し
た、オン信号電圧またはオフ信号電圧を印加して、強誘
電性液晶の配列状態を制御して表示を行うマトリクス型
液晶表示体駆動方法に於て、一走査期間を第一の期間、
第二の期間、第三の期間に分け、非選択状態の走査電極
に接続された画素の印加電圧は、前記3期間の中の2期
間での印加電圧の平均値が零であり、前記2期間が信号
電極にオン信号電圧が印加された場合とオフ信号電圧が
印加された場合で相違することを特徴とするマトリクス
型液晶表示体駆動方法。
A first transparent substrate having a scanning electrode made of a transparent conductor on its surface and a second transparent substrate having a signal electrode made of a transparent conductive material on its surface are disposed so that the scanning electrode and the signal electrode are substantially perpendicular to each other. A polarizing plate is provided on the outside of the second transparent substrate, and by applying a pulse voltage greater than or equal to the first voltage with a positive sign, a highly transmitted light state is achieved, and a pulse with a voltage more negative than the second voltage with a negative sign is applied. A ferroelectric liquid crystal that exhibits a low transmittance state when
A display pixel is arranged between the two substrates, the intersection of the scanning electrode and the signal electrode is used as a display pixel, the scanning electrode is sequentially scanned to be in a selected state for one scanning period, and the signal electrode is provided with a display pixel that is synchronized with the selection of the scanning electrode. Then, an on signal voltage or an off signal voltage is applied depending on whether the display information of the display pixel at the intersection of the selected scanning electrode and the signal electrode is in a high transmitted light state or a low transmitted light state. In a matrix type liquid crystal display driving method in which display is performed by controlling the alignment state of liquid crystals, one scanning period is a first period,
Divided into a second period and a third period, the applied voltage of the pixel connected to the scan electrode in the non-selected state is such that the average value of the applied voltage in two of the three periods is zero, and the average value of the applied voltage in two of the three periods is zero, A method for driving a matrix type liquid crystal display, characterized in that a period is different depending on whether an on signal voltage is applied to a signal electrode or an off signal voltage is applied to a signal electrode.
JP9321787A 1987-04-17 1987-04-17 Method for driving matrix type liquid crystal display body Pending JPS63259516A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9321787A JPS63259516A (en) 1987-04-17 1987-04-17 Method for driving matrix type liquid crystal display body

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9321787A JPS63259516A (en) 1987-04-17 1987-04-17 Method for driving matrix type liquid crystal display body

Publications (1)

Publication Number Publication Date
JPS63259516A true JPS63259516A (en) 1988-10-26

Family

ID=14076392

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9321787A Pending JPS63259516A (en) 1987-04-17 1987-04-17 Method for driving matrix type liquid crystal display body

Country Status (1)

Country Link
JP (1) JPS63259516A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0578827A1 (en) * 1992-01-30 1994-01-19 Nippon Hoso Kyokai Liquid crystal light regulating plate and illuminator including the same
US5587722A (en) * 1992-06-18 1996-12-24 Sony Corporation Active matrix display device
US5631665A (en) * 1992-11-13 1997-05-20 Nippon Hoso Kyokai Liquid crystal device, driving method thereof, liquid crystal apparatus, and illumination apparatus

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0578827A1 (en) * 1992-01-30 1994-01-19 Nippon Hoso Kyokai Liquid crystal light regulating plate and illuminator including the same
EP0578827A4 (en) * 1992-01-30 1995-06-21 Japan Broadcasting Corp Liquid crystal light regulating plate and illuminator including the same.
US5764316A (en) * 1992-01-30 1998-06-09 Nippon Hoso Kyokai Liquid crystal dimmer plate and lighting system including the same
US5587722A (en) * 1992-06-18 1996-12-24 Sony Corporation Active matrix display device
US5631665A (en) * 1992-11-13 1997-05-20 Nippon Hoso Kyokai Liquid crystal device, driving method thereof, liquid crystal apparatus, and illumination apparatus

Similar Documents

Publication Publication Date Title
US5182549A (en) Liquid crystal apparatus
US6535191B1 (en) Liquid crystal display device
US4925277A (en) Method and apparatus for driving optical modulation device
KR20000062798A (en) Liquid crystal display apparatus and driving method thereof
US5124820A (en) Liquid crystal apparatus
JP2002108304A (en) Liquid crystal display element and its driving method
JPH10282472A (en) Driving method of ferroelectric liquid crystal element and driving circuit therefor
EP0469531A2 (en) Liquid crystal apparatus and driving method therefor
JPH0434130B2 (en)
US4927243A (en) Method and apparatus for driving optical modulation device
JPH05119746A (en) Matrix type liquid crystal display device
JPS63259516A (en) Method for driving matrix type liquid crystal display body
JP3441096B2 (en) Antiferroelectric liquid crystal panel
JPH028814A (en) Liquid crystal device
JPS63253333A (en) Matrix-type liquid crystal display driving method
JP3108844B2 (en) Display device
JPS63138316A (en) Liquid crystal display method
JPH0437412B2 (en)
JPS63180937A (en) Driving method for matrix type liquid crystal display body
JP3204702B2 (en) Driving method of liquid crystal display element
JPH0648333B2 (en) Driving method of liquid crystal matrix display panel
JPH0588646A (en) Matrix driving method for plane type display device
JPH07109457B2 (en) Liquid crystal device
JP3441143B2 (en) Driving method of antiferroelectric liquid crystal display
GB2205984A (en) Electro-optical apparatus