JPS61111035A - Data communication system - Google Patents

Data communication system

Info

Publication number
JPS61111035A
JPS61111035A JP59232836A JP23283684A JPS61111035A JP S61111035 A JPS61111035 A JP S61111035A JP 59232836 A JP59232836 A JP 59232836A JP 23283684 A JP23283684 A JP 23283684A JP S61111035 A JPS61111035 A JP S61111035A
Authority
JP
Japan
Prior art keywords
error check
information processing
data
data communication
processing device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59232836A
Other languages
Japanese (ja)
Other versions
JPH0683186B2 (en
Inventor
Kiyoshi Shimura
清 志村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP59232836A priority Critical patent/JPH0683186B2/en
Publication of JPS61111035A publication Critical patent/JPS61111035A/en
Publication of JPH0683186B2 publication Critical patent/JPH0683186B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Abstract

PURPOSE:To allow an information processor at the transmission side to check the propriety of an error check processing for a reception data by including information corresponding to an error check code generated from the reception data from an error check means of an information processor at the reception side into a frame. CONSTITUTION:Response frames 10, 20 consist of a field 11 for synchronizing character string, a field 12 for ACK character and a field 13 to which the result of error check operation obtained from a parallel transmission line 6 is given. Then a field 21 for error check code is added to the response frame 20 especially in order to improve further the reliability. The basic information of error check, that is, the result of error check operation generated from the reception data and the information corresponding to the error check code at the transmission side are included in the response frame in this way. Thus, even a fault not detected by the information processor at the reception side is detected by the information processor at the transmission side.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、複数の情報処理装置から構成されるデータ通
信方式に関する。特に、伝送制御手順が情報処理装置の
制御プログラムで認識できない部分で処理され、受信側
情報処理装置で検出できない故障も送信側情報処理装置
で検出できるデータ通信方式に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a data communication system comprising a plurality of information processing devices. In particular, the present invention relates to a data communication system in which a transmission control procedure is processed in a part that cannot be recognized by a control program of an information processing device, and a failure that cannot be detected by a receiving information processing device can be detected by a sending information processing device.

〔従来の技術〕[Conventional technology]

従来のデータ通信方式は複数の情報処理装置が1本の直
列データ伝送路で接続され、各情報処理装置間のデータ
送受信は所定の手順に基づいて行われる。これ等の手順
にはJISに規定される基本形データ伝送制御手順およ
びハイレベルデータリンク制御手順等の種々の手順が利
用されており、この種の手順ではデータの伝送に際し送
信側の情報処理装置は受信側の情報処理装置からの応答
により送信データの送達確認を行っている。
In a conventional data communication system, a plurality of information processing devices are connected through a single serial data transmission path, and data transmission and reception between the information processing devices is performed based on a predetermined procedure. These procedures use various procedures such as basic data transmission control procedures and high-level data link control procedures specified in JIS, and in these types of procedures, when transmitting data, the information processing device on the sending side Delivery of the transmitted data is confirmed based on a response from the information processing device on the receiving side.

一方、最近の集積回路の発達および情報処理装置内での
処理の分散化により上記手順の制御は情報処理装置の制
御プログラムとは別に、大規模集積回路または集積回路
を応用した装置とそこに搭載されたマイクロプログラム
によって行われるようになった。このようにデータ通信
方式の情報処理装置間のデータ伝送制御手順が各情報処
理装置の制御プログラムが認識できない部分で行われる
ようになるに従い、従来の手順で行われていた以上の伝
達情報の誤り検査の確認手段が必要となり、さらに従来
の手順では誤り検査を受信側の情報処理装置のみで行い
送信側の情報処理装置へのACK符号(Acknowl
edge符号、確認符号)等を応答するために、手順制
御を行う大規模集積回路等の故障により誤り検査が行わ
れなくなった場合に、誤りを持ったデータが受信されて
も正常として処理され、ACK等の応答がなされ送信側
および受信側双方の情報処理装置のいずれでも故障の検
出ができないことがあワた。
On the other hand, due to the recent development of integrated circuits and the decentralization of processing within information processing equipment, the control of the above procedures is performed separately from the control program of the information processing equipment, and is required to be controlled by large-scale integrated circuits or devices that apply integrated circuits and installed therein. This is now done by a microprogram. In this way, as the data transmission control procedure between information processing devices in the data communication method is performed in a part that cannot be recognized by the control program of each information processing device, errors in transmitted information are occurring more frequently than in the conventional procedure. In addition, in the conventional procedure, error checking is performed only by the information processing device on the receiving side, and an ACK code (Acknowledgment) is sent to the information processing device on the transmitting side.
edge code, confirmation code), etc., and if error checking is no longer performed due to a failure of a large-scale integrated circuit that performs procedural control, even if data with an error is received, it will be processed as normal. Unfortunately, a response such as ACK was made, and the failure could not be detected in either of the information processing devices on the transmitting side or the receiving side.

第3図は従来例のデータ通信方式の情報処理装置の直列
データ受信部のブロック構成図である。
FIG. 3 is a block diagram of a serial data receiving section of a conventional data communication type information processing apparatus.

第3図において、直列データ伝送路lを介して送られて
きた直列受信データは直並列変換回路7および誤り検査
演算回路2に供給される。
In FIG. 3, serial reception data sent via a serial data transmission line 1 is supplied to a serial/parallel conversion circuit 7 and an error check calculation circuit 2.

直並列変換回路7では伝送単位に従って直列受信データ
を文字データに変換する。この出力は図外の回路によっ
て同期文字の検出等が行われ、同期が取られた後の文字
データが並列データ線8を介し図外の情報処理装置また
は伝送手順の制御を行う制御部に送られる。
The serial/parallel conversion circuit 7 converts the serially received data into character data according to the transmission unit. For this output, a circuit not shown in the figure detects synchronized characters, and the character data after synchronization is sent via a parallel data line 8 to an information processing device not shown in the figure or to a control unit that controls the transmission procedure. It will be done.

誤り検査演算回路2では、上記同期文字の検出およびそ
れに続くテキストの受信とともに誤り検査のための演算
、たとえば巡回冗長検査(CRClcyclic re
dundancy check )のための演算が開始
され、テキストの受信終了まで行われる。
The error check calculation circuit 2 detects the synchronization character and receives the following text, and also performs calculations for error checking, such as a cyclic redundancy check (CRC cyclic redundancy check).
dundancy check) is started and continues until the end of text reception.

テキストの受信が終了すると、誤り検査の演算結果の期
待値が格納されているメモリ回路3の内容と、誤り検査
演算回路2の内容とが比較回路4で比較されて比較結果
が状態表示線5を介して上記制御部に知らせる。
When the reception of the text is completed, the content of the memory circuit 3 in which the expected value of the error check calculation result is stored is compared with the content of the error check calculation circuit 2 in the comparison circuit 4, and the comparison result is displayed on the status display line 5. The above control unit is notified via.

この制御部ではテキストの受信が終了し、誤り検査結果
が状態表示線5に良と表示していれば第4図に示す応答
フレーム10を送信側情報処理装置に返す。第4図は従
来例のデータ通信方式の応答フレームの構成図である。
In this control section, when the reception of the text is completed and the error check result is displayed as OK on the status display line 5, a response frame 10 shown in FIG. 4 is returned to the transmitting side information processing device. FIG. 4 is a configuration diagram of a response frame in a conventional data communication system.

第4図において、フィールド11は同期文字列でフィー
ルド12はあらかじめ伝送手順で定められたACK文字
である。
In FIG. 4, field 11 is a synchronization character string, and field 12 is an ACK character determined in advance in the transmission procedure.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

しかし、このような構成のデータ通信方式では、第3図
に示す誤り検査演算回路2、メモリ回路3、比較回路4
および状態表示線5等で故障が発生し、誤り検査結果が
常に良となると、受信データの誤りが制御部にも認識で
きず、さらには応答フレーム中のコードがあらかじめ定
められたものなので送信側の情報処理装置でも正常に送
信が終了したものとして処理を進められ、送信側および
受信側の情報処理装置のいずれでも故障の検出ができな
い欠点があった。
However, in a data communication system with such a configuration, the error check calculation circuit 2, memory circuit 3, and comparison circuit 4 shown in FIG.
If a failure occurs in the status display line 5, etc., and the error check results are always good, the error in the received data cannot be recognized by the control unit, and furthermore, since the code in the response frame is predetermined, the transmitter Even in the information processing apparatus, the processing proceeds as if the transmission had been completed normally, and there was a drawback that failure could not be detected in either the information processing apparatus on the transmitting side or the receiving side.

本発明は上記の欠点を解決するもので、受信側情報処理
装置での受信データの誤り検査処理の妥当性を検査でき
るデータ通信方式を提供することを目的とする。
The present invention solves the above-mentioned drawbacks, and aims to provide a data communication system that can check the validity of error checking processing of received data in a receiving side information processing device.

〔問題点を解決するための手段〕[Means for solving problems]

本発明は、複数の情報処理装置間でデータ通信を行う通
信手段を備え、受信データの誤り検査の演算を行う誤り
検査演算手段を含むデータ通信方式において、上記通信
手段の受信側装置に、送信側装置へ返送する応答フレー
ム中に上記検査演算手段からの受信データより生成した
誤り検査符号に相当する情報を含ませる手段を備えたこ
とを特徴とする。
The present invention provides a data communication method that includes a communication means for performing data communication between a plurality of information processing apparatuses, and includes an error check calculation means for performing error check calculations on received data. The present invention is characterized by comprising means for including information corresponding to an error check code generated from the received data from the check calculation means in the response frame sent back to the side device.

〔作 用〕[For production]

本発明は、受信側情報処理装置の誤り検査手段からの受
信データから生成した誤り検査符号に相当する情報を送
信側情報処理装置に返送する応答フレーム中に含ませる
ことにより、受信側情報処理装置での受信データの誤り
検査処理の妥当性を送信側情報処理装置で検査すること
ができる。
The present invention enables a receiving information processing device to transmit information by including information corresponding to an error check code generated from received data from an error checking means of the receiving information processing device in a response frame sent back to the sending information processing device. The validity of the error checking process of the received data can be checked by the transmitting side information processing device.

〔実施例〕〔Example〕

本発明の実施例について図面を参照して説明する。 Embodiments of the present invention will be described with reference to the drawings.

第1図は本発明のデータ通信方式の情報処理装置の誤り
検査部のブロック構成図である。第1図において、図外
の送信側情報処理装置からデータが直列データ伝送路1
を介して誤り検査演算回路2に接続され、誤り検査演算
回路2で誤り検査のための演算がテキストの受信終了ま
で行われる。
FIG. 1 is a block configuration diagram of an error checking section of an information processing apparatus using a data communication method according to the present invention. In FIG. 1, data is transmitted from a transmitting side information processing device (not shown) to serial data transmission path 1.
The error check calculation circuit 2 performs calculations for error checking until the end of text reception.

誤り検査演算回路2からの演算結果と誤り検査結果の期
待値が格納されているメモリ回路3の内容とが比較回路
4に接続される。比較回路4から比較結果が状態表示線
5を介しての情報処理装置または伝送手順の制御を行う
制御部30に送出されるここで本発明の特徴とするとこ
ろは、一点鎖線で囲む並列伝送路6である。すなわち、
誤り検査演算回路2からの受信データより生成した誤り
検査符号に相当する情報が並列伝送路6を介して応答フ
レームに付加され、送信元情報処理装置に返送される。
The calculation result from the error check calculation circuit 2 and the contents of the memory circuit 3 in which the expected value of the error check result is stored are connected to the comparison circuit 4. The comparison result is sent from the comparison circuit 4 to the information processing device via the status display line 5 or to the control section 30 that controls the transmission procedure.The feature of the present invention is that the parallel transmission line surrounded by the dashed line It is 6. That is,
Information corresponding to the error check code generated from the received data from the error check calculation circuit 2 is added to the response frame via the parallel transmission path 6 and sent back to the source information processing device.

このように構成されたデータ通信方式の動作について説
明する。
The operation of the data communication system configured in this way will be explained.

第1図において、直列データ伝送路1、誤り検査演算回
路2、メモリ回路3、比較回路4、状態表示′41A5
はそれぞれ第3図に示す伝送路、回路おj     よ
び信号線に応答しており、第3図にはない誤り検査演算
回路2の演算結果を伝送する並列伝送路6が追加されて
いる。
In FIG. 1, a serial data transmission line 1, an error check calculation circuit 2, a memory circuit 3, a comparison circuit 4, a status display '41A5
correspond to the transmission line, circuit j and signal line shown in FIG. 3, respectively, and a parallel transmission line 6 which is not shown in FIG. 3 and which transmits the calculation results of the error check calculation circuit 2 is added.

第2図は本発明のデータ通信方式の応答フレームの構成
図であり、応答フレーム10.20は同期文字列のフィ
ールド11、ACK文字のフィールド12、第1図に示
す並列伝送路6より得られた誤り検査演算結果が入られ
るフィールド13から構成されており、特に応答フレー
ム20ではさらに信頬性を上げるため誤り検査符号のフ
ィールド21が追加されている。
FIG. 2 is a configuration diagram of a response frame of the data communication system of the present invention, and the response frame 10.20 is obtained from the synchronization character string field 11, the ACK character field 12, and the parallel transmission line 6 shown in FIG. In particular, in the response frame 20, a field 21 for an error check code is added to further increase credibility.

上述のように、本発明は送信側情報処理装置から送られ
てきた受信データの誤り検査結果を応答として受信側情
報処理装置から送信側情報処理装置へ返送する従来例の
方式に加えて応答フレーム中に誤り検査の基本情報、す
なわち受信データより生成した誤り検査演算結果および
送信側の誤り検査符号に相当する情報をも含ませること
により。
As described above, the present invention provides a response frame in addition to the conventional method in which the error check result of received data sent from the transmitting information processing device is returned from the receiving information processing device to the transmitting information processing device as a response. By also including basic error check information, that is, information corresponding to the error check calculation result generated from the received data and the error check code on the transmitting side.

受信側情報処理装置で検出できない故障も送信側情報処
理装置で検出可能となる。
Failures that cannot be detected by the receiving information processing device can also be detected by the transmitting information processing device.

〔発明の効果〕〔Effect of the invention〕

以上説明したように、本発明は、受信側情報処理装置か
らの応答フレーム中に誤り検査符号に相当する情報を含
ませて送信側情報処理装置に返送することにより、受信
側情報処理装置で検出することができない故障も送信側
情報処理装置で検出することができる優れた効果がある
。したがって故障によって誤りを含むデータが正常に処
理される等の誤動作を防ぐことができるので、信頬性の
高いデータ通信方式が得られる。さらに送信側から故障
に誤りを含むデータを送信して受信側情報処理装置を診
断することができ、かつ故障個所の検出も可能となる利
点がある。
As explained above, the present invention includes information corresponding to an error check code in a response frame from the receiving information processing device and returns it to the transmitting information processing device, so that the receiving information processing device detects the error. This has the excellent effect that even failures that cannot be detected can be detected by the transmitting information processing device. Therefore, it is possible to prevent malfunctions such as data containing errors being processed normally due to a failure, so a highly reliable data communication system can be obtained. Furthermore, there is an advantage that the receiving side information processing apparatus can be diagnosed by transmitting data containing failure errors from the transmitting side, and the failure location can also be detected.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明のデータ通信方式の情報処理装置の検査
部のブロック構成図。 第2図は本発明のデータ通信方式の応答フレームの構成
図。 第3図は従来例のデータ通信方式の情報処理装置の直列
データ受信部のブロック構成図。 第4図は従来例のデータ通信方式の応答フレームの構成
図。 1・・・直列データ伝送路、2・・・誤り検査演算回路
、3・・・メモリ回路、4・・・比較回路、5・・・状
態表示線、6・・・並列伝送路、7・・・直並列変換回
路、8・・・並列データ線、10.20・・・応答フレ
ーム、11・・・同期文字列のフィールド、12・・・
ACK文字のフィールド、13・・・誤り検査演算結果
のフィールド、21・・・誤り検査符号のフィールド、
30・・・情報処理装置または伝送手順の制御を行う制
御部。 特許出願人 日本電気株式会社 −1 代理人  弁理士 井 出 直 孝 鬼、1 口 尼3図
FIG. 1 is a block configuration diagram of an inspection section of an information processing apparatus using a data communication method according to the present invention. FIG. 2 is a configuration diagram of a response frame of the data communication system of the present invention. FIG. 3 is a block diagram of a serial data receiving section of an information processing apparatus using a conventional data communication system. FIG. 4 is a configuration diagram of a response frame in a conventional data communication system. DESCRIPTION OF SYMBOLS 1... Serial data transmission line, 2... Error check calculation circuit, 3... Memory circuit, 4... Comparison circuit, 5... Status display line, 6... Parallel transmission line, 7... ...Serial to parallel conversion circuit, 8...Parallel data line, 10.20...Response frame, 11...Synchronization character string field, 12...
ACK character field, 13...Error check calculation result field, 21...Error check code field,
30...A control unit that controls the information processing device or the transmission procedure. Patent Applicant: NEC Corporation -1 Agent: Patent Attorney Takaki Ide, 1 Kuchuni 3 Figure

Claims (1)

【特許請求の範囲】[Claims] (1)複数の情報処理装置間でデータ通信を行う通信手
段を備え、 受信データの誤り検査の演算を行う誤り検査演算手段を
含む データ通信方式において、 上記通信手段の受信側装置に、 送信側装置へ返送する応答フレーム中に上記検査演算手
段からの受信データより生成した誤り検査符号に相当す
る情報を含ませる手段 を備えたことを特徴とするデータ通信方式。
(1) In a data communication system that includes a communication means for performing data communication between a plurality of information processing devices and includes an error check calculation means for performing error check calculations on received data, the receiving side device of the communication means has a transmitting side. A data communication system comprising means for including information corresponding to an error check code generated from data received from the check calculation means in a response frame sent back to the apparatus.
JP59232836A 1984-11-02 1984-11-02 Data communication method Expired - Lifetime JPH0683186B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59232836A JPH0683186B2 (en) 1984-11-02 1984-11-02 Data communication method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59232836A JPH0683186B2 (en) 1984-11-02 1984-11-02 Data communication method

Publications (2)

Publication Number Publication Date
JPS61111035A true JPS61111035A (en) 1986-05-29
JPH0683186B2 JPH0683186B2 (en) 1994-10-19

Family

ID=16945550

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59232836A Expired - Lifetime JPH0683186B2 (en) 1984-11-02 1984-11-02 Data communication method

Country Status (1)

Country Link
JP (1) JPH0683186B2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54159107A (en) * 1978-06-07 1979-12-15 Toyoda Machine Works Ltd Transmission data echo back system
JPS5595443A (en) * 1979-01-16 1980-07-19 Nec Corp Information transfer system
JPS58130640A (en) * 1982-01-29 1983-08-04 Fujitsu Ltd Checking system of answer telegram

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54159107A (en) * 1978-06-07 1979-12-15 Toyoda Machine Works Ltd Transmission data echo back system
JPS5595443A (en) * 1979-01-16 1980-07-19 Nec Corp Information transfer system
JPS58130640A (en) * 1982-01-29 1983-08-04 Fujitsu Ltd Checking system of answer telegram

Also Published As

Publication number Publication date
JPH0683186B2 (en) 1994-10-19

Similar Documents

Publication Publication Date Title
US4896151A (en) Simultaneous communication method and system
EP0393314A2 (en) High data rate asynchronous communication method and apparatus
EP0330223A2 (en) Information distribution system
JPS5981940A (en) Data transfer system
JPS61111035A (en) Data communication system
GB1470883A (en) Data communications system and its method of operation
KR20010091593A (en) Method for restoring error using parity block code
JPH0530115A (en) Polling system
JP2922418B2 (en) Signal transmission method for system stabilization
JPS6239929A (en) Data transmission equipment
JP2002300138A (en) Method and device for monitoring parallel signal error
JPH104413A (en) Data transmission system
JPS6010940A (en) Data transmission equipment
JPS62216440A (en) Communication control method
JPS61288638A (en) Data transmission system with pace synchronization
JPH0637738A (en) Data transmission error control system
KR19980068377A (en) Implementation method of information transmission protocol between host device and two-way receiving device
JPH1093539A (en) Anomaly confiramation system in transmission data
JPS5881359A (en) Loop communication system
JPH07297810A (en) Data transmission equipment
JPS63254839A (en) Fault diagnosing method for error detection circuit
JPH01276841A (en) Data transferring method
JPH0897801A (en) Erroneous character detection system for telex communication
JPH0831844B2 (en) Error recovery device
JPH11239197A (en) Communication controller and communication control method