JPS6089256A - File controller - Google Patents

File controller

Info

Publication number
JPS6089256A
JPS6089256A JP58195953A JP19595383A JPS6089256A JP S6089256 A JPS6089256 A JP S6089256A JP 58195953 A JP58195953 A JP 58195953A JP 19595383 A JP19595383 A JP 19595383A JP S6089256 A JPS6089256 A JP S6089256A
Authority
JP
Japan
Prior art keywords
file
record
address
data
bit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP58195953A
Other languages
Japanese (ja)
Inventor
Masamitsu Mori
森 政光
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Engineering Co Ltd
Hitachi Ltd
Original Assignee
Hitachi Engineering Co Ltd
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Engineering Co Ltd, Hitachi Ltd filed Critical Hitachi Engineering Co Ltd
Priority to JP58195953A priority Critical patent/JPS6089256A/en
Publication of JPS6089256A publication Critical patent/JPS6089256A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)

Abstract

PURPOSE:To enable the titled controller to store respective record data inside a file in an optional address by providing controlling data inside the file. CONSTITUTION:A file 1 is composed of (n) record blocks; record data 1 of the file 1 are read, and the record data 1 are stored in a storage address 1. The next record reading necessary/unnecessary bit A of the record 1 is decided, if it is in a bit-on state, the next record data are read, and the data are stored in the said address. In the same way, operation is executed until the next block reading necessary/unnecessary bit A turns off. After the bit-off state, an executing necessary/unnecessary bit B after finishing loading is decided, and if it is in the bit- on state, an executing address 2 inside the record is changed to a computer executing address.

Description

【発明の詳細な説明】 〔発明の利用分野〕 本発明は、ファイルの入出力制御装置に関する。[Detailed description of the invention] [Field of application of the invention] The present invention relates to a file input/output control device.

〔発明の背景〕[Background of the invention]

従来のファイル制御は、あらかじめ定められたデータ格
納アドレス、読出しレコード数りγの制御情報をal算
機内部に持たねばならなかった。また、】ファイルのデ
ータをlリコード11(位で任意のアドレスに格納する
ことができなかった。この様な方法では、内部メモリに
制限のないシステ11では問題ないが、少容凧のメモリ
内で多数の機能に分割されたオーバーレイ構造のプログ
ラムを制御することは、非常に複雑となる欠点があった
Conventional file control requires control information such as a predetermined data storage address and the number of records to be read γ to be stored inside the AL computer. In addition, it was not possible to store file data at an arbitrary address with Recode 11 (. However, controlling a program with an overlay structure that is divided into a large number of functions has the disadvantage of being extremely complex.

〔発明の目的〕[Purpose of the invention]

本発明の目的は、ファイル内に制御データを持たせ、メ
モリ内の制御データを少なくし、1フアイル内の各レコ
ードデータをブロック単位とし、lファイルの複数ブロ
ックを任意のアドレスに格納する装置を提供するにある
、 〔発明の概要〕 本発明のV?徴は、■ファイル内の各レコー1〜の先頭
に制御データである格納アト1ノス、ロープインク後の
実行ア1−レス、次レコードの読込み要否情報、1リコ
ードデータ及びチェックサムデータから構成されたファ
イルを用い、ファ・rル管理を容易にするにある。
An object of the present invention is to provide a device that stores control data in a file, reduces the amount of control data in memory, stores each record data in one file in blocks, and stores multiple blocks of a file at arbitrary addresses. To provide, [Summary of the Invention] V? of the present invention? The characteristics are: ■ At the beginning of each record 1 to 1 in the file, control data is stored at 1-nos, execution address after rope ink, information on whether or not to read the next record, 1 recode data, and checksum data. The purpose is to facilitate file management using structured files.

〔発明の実施「す〕[Practice of the invention]

以下、本発明の実施例を図面によりi7Y’絹に説明す
る。
Hereinafter, embodiments of the present invention will be explained with reference to the drawings.

具体例は、ファイル内のレコード洛納アドレスが異なり
、ファイルデータを読込み後、任意のアドレスよりプロ
ゲラ11を実行さ仕たい機能を持つオーバーレイ構造プ
ロゲラ11の、1機能のファイル使用例である。
A specific example is a file usage example of one function of the overlay structure progera 11, which has different record addresses in the file and has the function of executing the progera 11 from an arbitrary address after reading file data.

第1図において、ファイルのがnレコードブロックより
構成されているものとする。
In FIG. 1, it is assumed that a file is composed of n record blocks.

ファイル■のレコードデータ■を読込み、格納アドレス
■に1ノコートデータ■を格納する。レコード■の次レ
コード読込み要否ピッI−Aを判定し、ビットオン状態
であれば、次レコードデータを読込み、該当アドレスに
格納する。同様にし℃、次ブロツク読込み要否ピッ1−
がオフになるまで行なう。オフ状態後、日−デインク終
了後の実行要否ピッl−Bを判定し、オン状fM3であ
Iシば、1リコード内の実行アドレスをNtjV[、%
実行アドレスとする。
Read the record data ■ of the file ■ and store the 1-node data ■ at the storage address ■. It is determined whether or not to read the next record of record (2) by the bit I-A, and if the bit is on, the next record data is read and stored at the corresponding address. In the same way, press 1-
Continue until it turns off. After the OFF state, it is determined whether the execution is necessary or not after the end of deinking.
Set as execution address.

第2図は、本発明によるファイル制fallの一実施例
のフローチャートである。
FIG. 2 is a flowchart of one embodiment of file system fall according to the present invention.

〔発明の効果〕〔Effect of the invention〕

本発明によれば、ファイル制御データを、!flt7.
1メモリに持つことなく、ファイル内の各Iノコ−ドデ
ータを任意のアドレスに格納することができる。
According to the present invention, the file control data,! flt7.
Each I-no-code data in a file can be stored at any address without having to store it in one memory.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はファイル内のレコードの構成図、第2図は本発
明の一実施例のフローチャー1−である。 A・・・次レコード読込み要否ピッ]へ、B・・・ロー
ディ゛ング終了後の実行要否ピッ1〜。 第 tm 第 2 (2)
FIG. 1 is a configuration diagram of records in a file, and FIG. 2 is a flowchart 1- of an embodiment of the present invention. A... Next record read necessity beep] B... Execution necessity beep 1 after loading is completed. tm 2nd (2)

Claims (1)

【特許請求の範囲】 1、複数ファイルから成るファイル情報の制御装置にお
いて、 前記ファイル内に制御データを持たせろことを特徴とす
るファイル制御装置。
[Scope of Claims] 1. A file control device for controlling file information consisting of a plurality of files, characterized in that the file contains control data.
JP58195953A 1983-10-21 1983-10-21 File controller Pending JPS6089256A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58195953A JPS6089256A (en) 1983-10-21 1983-10-21 File controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58195953A JPS6089256A (en) 1983-10-21 1983-10-21 File controller

Publications (1)

Publication Number Publication Date
JPS6089256A true JPS6089256A (en) 1985-05-20

Family

ID=16349717

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58195953A Pending JPS6089256A (en) 1983-10-21 1983-10-21 File controller

Country Status (1)

Country Link
JP (1) JPS6089256A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61273689A (en) * 1985-05-29 1986-12-03 Toppan Moore Co Ltd Integrated circuit card containing discriminating means between history information and replacement information

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61273689A (en) * 1985-05-29 1986-12-03 Toppan Moore Co Ltd Integrated circuit card containing discriminating means between history information and replacement information
JPH0473196B2 (en) * 1985-05-29 1992-11-20 Toppan Moore Kk

Similar Documents

Publication Publication Date Title
JPS6089256A (en) File controller
JPH04167039A (en) Data write system
JP2961781B2 (en) Data processing device
JP2531822B2 (en) Instruction read-ahead device
JP2507399B2 (en) Database equipment
JPH0435966A (en) Printing data writing method
JP2845746B2 (en) Micro program controller
JPH04160636A (en) Driving information loading control system
JPH06214939A (en) Dma controller
JPS61246848A (en) Operation hysteresis storage circuit
JPS62151955A (en) Memory addressing system
JPS61133451A (en) Memory system
JPS63208179A (en) Data loader
JPH02146641A (en) Memory device
JPS63503101A (en) data storage and transfer equipment
JPH04273332A (en) Program load system
JPS5824955A (en) Data managing system
JPS6186859A (en) Bus selector
JPS59155606U (en) sequence controller
JPS61123967A (en) Memory circuit
JPS58201163A (en) Endless data access device
JPH04333953A (en) Bank memory control system
JPH03237858A (en) Talkie transmission system
JPH0646383B2 (en) I / O device initialization method
JPS62260242A (en) Large capacity memory device for continuous data