JPS58199497A - Memory checking system - Google Patents

Memory checking system

Info

Publication number
JPS58199497A
JPS58199497A JP57081482A JP8148282A JPS58199497A JP S58199497 A JPS58199497 A JP S58199497A JP 57081482 A JP57081482 A JP 57081482A JP 8148282 A JP8148282 A JP 8148282A JP S58199497 A JPS58199497 A JP S58199497A
Authority
JP
Japan
Prior art keywords
data
check code
stored
area
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP57081482A
Other languages
Japanese (ja)
Inventor
Hiroshi Hishida
菱田　洋至
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Priority to JP57081482A priority Critical patent/JPS58199497A/en
Publication of JPS58199497A publication Critical patent/JPS58199497A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0763—Error or fault detection not based on redundancy by bit configuration check, e.g. of formats or tags

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Storing Facsimile Image Data (AREA)

Abstract

PURPOSE:To improve the reliability of control by adding an SUM or CRC check code to important data stored in a memory area, and checking the important data with the check code when the data is used. CONSTITUTION:The important data which should be reliable for control is stored in the memory area A and a check code such as the SUM or CRC check code is stored in an area B. When the data stored in the area A is used, it is checked with the check code stored in the area B before it is used. Consequently, the reliability of the control over a facsimile device, etc., is improved.

Description

【発明の詳細な説明】 本発明は、ファクシミリ装置等において、管理情報やダ
イヤル番号等の重要なデータが記憶されるメモリ領域の
データを使用する場合に、使用前にこれらのデータをチ
ェックして使用するようにし、もって、ファクシミリ装
置等における管理の信頼性を保証するようにしたもので
ある。[Detailed Description of the Invention] The present invention provides a method for checking the data before use when using data in a memory area where important data such as management information and dial numbers is stored in a facsimile machine or the like. This system is designed to ensure the reliability of management in facsimile machines and the like.

一般に、ファクシミリ装置等においては、待機電源又は
バックアップ電源で管理情報やダイヤル番号等の信頼性
の必要とされる重要なデータをＣ（１） ＭＯＳ−ＲＡＭに書き込み保持しているが、ノイズ等に
よるデータの変化に対するチェックがなく、管理の信頼
性に対して必ずしも満足のいくものではなかった。Generally, in facsimile machines, etc., important data that requires reliability, such as management information and dial numbers, is written and retained in C(1) MOS-RAM using a standby power supply or backup power supply, but due to noise etc. There was no check on changes in data, and the reliability of management was not always satisfactory.

本発明は、上述のごとき従来技術の欠点を解決するため
になされたもので、特に、管理情報やダイヤル番号等の
重要データが記憶されているメモリ領域のデータに対し
てＳＵＭチェックコード又はＣＲＣチェック等のチェッ
クコードを付加しておき、前記重要データをこのチェッ
クコードによってチェックして使用するようにし、もっ
て、ファクシミリ装置等における管理の信頼性の向上を
図ったものである。The present invention has been made in order to solve the above-mentioned drawbacks of the prior art, and in particular, performs a SUM check code or CRC check on data in a memory area where important data such as management information and dial numbers is stored. A check code such as the following is added, and the important data is checked and used by this check code, thereby improving the reliability of management in facsimile machines and the like.

第１図は、本発明が適用されたメモリの一例を示す図で
、全体はメモリ領域を示し、そのうちの領域Ａに管理情
報やダイヤル番号等ファクシミリ装置等の管理上信頼性
が要求されるデータが記憶され、この重要なメモリ領域
Ａの情報に対して、ＳＵＭチェックコード或いはＣＲＣ
チェックコード等のチェックコードが領域Ｂに記憶され
ており（２） 領域Ａに記憶されているデータを使用する場合、この領
域Ｂに記憶されているチェックコードによってチェ′ッ
して使用する゛ようにしている。　゛、第２図は、上述
のメモリの一使一用例を示す図で、図中、１０はｃｐｕ
、２０はＲＯＭ、３０は前述のごとき重要データ及びチ
ェックコードが記憶されている０ＭＯ８−ＲＡＭで該Ｃ
ＭＯ８−ＲＡＭ３Ｑは待機電源或いはバックアップ電源
によって書き込み保持されているが、該待機電源或いは
バックアップ電源の低減又゛はノイズ等によって前記Ｃ
！ＭＯ８−ＲＡ　Ｍ、３０に書き込まれているデータが
変化してしまう。このような記憶内ｉの変化に対して従
来はこの変化をチェックする機能を有しておらず、ノイ
ズに強いデバイスを用いるようにしていたが、本発明に
おいては、前述のように、管理情報やダイヤル番号等の
領域Ａに記憶されている重要データに対して、ＳＵＭチ
ェック７コード或いはＣＲＣチェックコード等のチェッ
クコードが領域Ｂに記憶されており、領域Ａに記憶され
ている重要データを使用する時は、領域Ｂｌこ記憶され
ているチェ（３） １０・　ＣＰＵ、２０・ＲＯＭ、３０−ＣＭ、Ｏ８，−
ＲＡＭ。FIG. 1 is a diagram showing an example of a memory to which the present invention is applied, and the entire area shows a memory area, of which area A is used to store management information, dial numbers, and other data that require reliability for the management of facsimile machines, etc. is stored, and a SUM check code or CRC is stored for this important information in memory area A.
A check code such as a check code is stored in area B. (2) When using data stored in area A, check it using the check code stored in area B. I have to.゛, Figure 2 is a diagram showing an example of how the above-mentioned memory is used, and in the figure, 10 indicates the CPU.
, 20 is ROM, and 30 is 0MO8-RAM in which important data and check codes as mentioned above are stored.
MO8-RAM3Q is written and held by a standby power supply or backup power supply, but due to a reduction in the standby power supply or backup power supply or due to noise etc.
! The data written in MO8-RAM, 30 will change. Conventionally, there was no function to check such changes in i in memory, and a device resistant to noise was used, but in the present invention, as described above, management information Check codes such as SUM check 7 code or CRC check code are stored in area B for important data stored in area A such as dial numbers, etc., and the important data stored in area A is used. When doing so, the area Bl is stored in the memory (3) 10. CPU, 20. ROM, 30-CM, O8,-
RAM.

ッ？コードでチェックし、データエラーを検出した１時
は、記憶内容をクリアしてデータを無効にす゛る。□な
お、第３図に、０ＭＯ８−ＲＡＭにデータを書き込む時
゛のフローチャート、第４図に、（１！ＭＯ８−”’Ｒ
Ａ　Ｍからデータを読み取る時のフローチャートを示す
。What? When the code is checked and a data error is detected, the memory contents are cleared and the data is invalidated. □In addition, Fig. 3 is a flowchart for writing data to 0MO8-RAM, and Fig. 4 is a flowchart for writing data to 0MO8-RAM.
A flowchart when reading data from AM is shown.

以上の説明から明らかなように、本発明によると、ファ
クシミリ装置等において、管理情報やダイヤ）し番゛号
等の重要なデータに対してチェックコードを付しておき
、使用時、この重要データをチェックして使用す、るよ
うに檗たので、ファクシミリ装置等の管脚をより信頼度
の高いものにすることができる。As is clear from the above explanation, according to the present invention, check codes are attached to important data such as management information and dial numbers in facsimile machines, etc., and when the important data is used, By checking and using it, the tube legs of facsimile machines etc. can be made more reliable.

【図面の簡単な説明】[Brief explanation of drawings]

第１図は、本発明の実施に使用されるメモリの一例を示
す図、第２図は、本発明の一使用例を示す図、第３図は
、本発明によるメモリチェック方式が適用されたデータ
書き込みのフローチャートを示す図、第４図は、データ
読み取りのフローチャートを示す図である。 （４） （５） 第　　１ 第２ ０ 第３図 アータ書法 ＣＭＯＳ　ＲＡＭＩ： データ書１と 土？″′−９Ｑ艷戚・　　〈 チェックコード計算 図 チェックコードと ＣＭＯＳ　ＲＡＭＰ：：書誌 ＮＤFIG. 1 is a diagram showing an example of a memory used in implementing the present invention, FIG. 2 is a diagram showing an example of the use of the present invention, and FIG. 3 is a diagram showing an example of a memory used in implementing the present invention. FIG. 4 is a diagram showing a flowchart of data writing, and FIG. 4 is a diagram showing a flowchart of data reading. (4) (5) 1st 20 Figure 3 Arta Calligraphy CMOS RAMI: Data Book 1 and Sat? ″′-9Q艷诀・〈Check code calculation diagram Check code and CMOS RAMP:: Bibliography ND

Claims (1)

【特許請求の範囲】[Claims] 重要なメモリ領域のデータに対してＳＵＭチェックコー
ド又はＣＲＣチェックコードを付加しておき、このメモ
リ領域のデータを使用する時は、使用に先立って、前記
チェックコードによりデータエラーを検出するようにし
たことを特徴とするメモリチェック方式。A SUM check code or a CRC check code is added to data in an important memory area, and when data in this memory area is used, data errors are detected using the check code before use. A memory check method characterized by:
JP57081482A 1982-05-17 1982-05-17 Memory checking system Pending JPS58199497A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57081482A JPS58199497A (en) 1982-05-17 1982-05-17 Memory checking system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57081482A JPS58199497A (en) 1982-05-17 1982-05-17 Memory checking system

Publications (1)

Publication Number Publication Date
JPS58199497A true JPS58199497A (en) 1983-11-19

Family

ID=13747616

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57081482A Pending JPS58199497A (en) 1982-05-17 1982-05-17 Memory checking system

Country Status (1)

Country Link
JP (1) JPS58199497A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1986005898A1 (en) * 1985-03-29 1986-10-09 Winderlich, Gregor (Heir Of Winderlich, Hans-Georg System with a device having a data processing unit
EP0213534A2 (en) * 1985-08-22 1987-03-11 Casio Computer Company Limited IC card
JPS62286141A (en) * 1986-06-05 1987-12-12 Oki Electric Ind Co Ltd Storing method for telephone number
JPH01274247A (en) * 1988-04-26 1989-11-02 Fujitsu Ltd Preserved data monitoring system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1986005898A1 (en) * 1985-03-29 1986-10-09 Winderlich, Gregor (Heir Of Winderlich, Hans-Georg System with a device having a data processing unit
EP0213534A2 (en) * 1985-08-22 1987-03-11 Casio Computer Company Limited IC card
JPS62286141A (en) * 1986-06-05 1987-12-12 Oki Electric Ind Co Ltd Storing method for telephone number
JPH01274247A (en) * 1988-04-26 1989-11-02 Fujitsu Ltd Preserved data monitoring system

Similar Documents

Publication Publication Date Title
JP2772391B2 (en) Bad data algorithm
JPS6151241A (en) Error recovery system of control storage device
CN110727597B (en) Method for checking invalid code completion case based on log
DE69901255T2 (en) MULTI-PROCESSOR SYSTEM BRIDGE WITH ACCESS CONTROL
KR840007190A (en) Single Bit Error Handling System of Buffer Memory
JPS58199497A (en) Memory checking system
JPS6232813B2 (en)
JP3222592B2 (en) Data verification device
JPS6046743B2 (en) Memory protection method
JPS6238744B2 (en)
KR930007148A (en) Database loading and backup method of exchange system
JPS5771599A (en) Address error detection system
JPS61182150A (en) Memory trouble detecting system for microprocessor system
JPS60258663A (en) Memory error processing circuit
JP2946941B2 (en) File device
JPS6235703B2 (en)
JP3055986B2 (en) Data writing method
JPS57180000A (en) Main storage device
JPS6232826B2 (en)
JPS5823678B2 (en) How to use the warm air conditioner
JPS6155131B2 (en)
JPS5792497A (en) Information processing system inverting and using memory
JPS60196865A (en) Backup memory circuit
JPH0667988A (en) Semiconductor memory with ras function
JPH0418338B2 (en)